




## The Verilog Hardware Description Language These slides were created by Prof. Don Thomas at Carnegie Mellon University, and are adapted here with permission. The Verilog Hardware Description Language. Fifth Edition. by Donald Thomas and Phillip Moorby is available from Springer, http://www.springer.com.


































```
An Example
Module testAdd generates inputs for module halfAdd and
   displays changes. Module halfAdd is the design
module tBench;
                                  module testAdd(a, b, sum, cOut);
                                     input sum, cOut;
output a, b;
   wire su, co, a, b;
   halfAdd
               ad(su, co, a, b);
                                     reg
   testAdd
               tb(a, b, su, co);
                                     initial begin
endmodule
                                        $monitor ($time,,
                                         "a=%b, b=%b, sum=%b, cOut=%b",
a, b, sum, cOut);
module halfAdd (sum, cOut, a, b);
                                        a = 0; b = 0;
   output sum. cOut:
                                        #10 b = 1;
    input
            a, b;
                                        #10 a = 1;
   xor #2
            (sum. a. b):
                                        #10 $finish;
   and #2
            (cOut, a, b);
                                     end
endmodule
```















































```
Here's another version ...

module fred (f, a, b, c); output f; input a, b, c; reg f;

always @ (a or b or c) case ({a, b, c}); output f; input a, b, c; reg f;


always @ (a or b or c) case ({a, b, c}); output f; input a, b, c; reg f;


a'b0001: f = 1'b0; 3'b001: f = 1'b1; 3'b100: f = 1'b1; 3'b100: f = 1'b1; 3'b100: f = 1'b0; 3'b100: f = 1'b0; 3'b101: f = 1'b0; 3'b101: f = 1'b0; are ndcase endmodule


Important: every control path is specified


occontinens, 1998,34
```


```
Two inputs, Three outputs
reg [1:0] newJ;
            out;
reg
input
always @(i or j)
    case (j)
   2'b00: begin
                newJ = (i == 0) ? 2'b00 : 2'b01;
                out = 0;
            end
                                                       Works like the C
    2'b01: begin
                newJ = (i == 0) ? 2'b10 : 2'b01;
                                                       conditional operator.
                                                           (expr) ? a : b:
            end
    2'b10 : begin
                                                       If the expr is true,
                newJ = 2'b00;
                                                       then the resulting value is a, else it's b.
                out = 0;
            end
    default: begin
                newJ = 2'b00:
                out = 1'bx;
            end
endcase
```

















```
Wait vs. While
     □ Are these equivalent?
            No: The left example is correct, the right one isn't — it won't work
            Wait is used to wait for an expression to become TRUE
                 the expression eventually becomes TRUE because a variable in
                 the expression is changed by another process
            While is used in the normal programming sense
                in the case shown, if the expression is TRUE, the simulator will
                 continuously execute the loop. Another process will never have the chance to change "in". <a href="Infinite loop!">Infinite loop!</a>
                 while can't be used to wait for a change on an input to the process. Need other variable in loop, or # or @ in loop.
                                                     module <u>no</u> (in, ...);
         module yes (in, ...);
        input
                  wait (in == 1);
                                                               while (in != 1);
         endmodule
                                                     endmodule
```

