

Modern Processor Design: Fundamentals of Superscalar Processors

- Goal and Impediments
- Branch Types and Implementations
- What's So Bad About Branches?
- What are Control Dependences?
- Impact of Control Dependences on Performance
- Improving I-Cache Performance

The diagram illustrates a multi-processor system architecture with the following components and flows:

- Instruction Flow (Red Arrows):**
 - Starts at the **Branch Predictor**, which feeds into the **FETCH** stage.
 - The **FETCH** stage feeds into the **DECODE** stage.
 - The **DECODE** stage feeds into the **EXECUTE** stage.
 - The **EXECUTE** stage feeds into the **COMMIT** stage.
 - The **COMMIT** stage feeds into the **D-cache**.
 - The **D-cache** feeds back into the **Branch Predictor**.
- Register Data Flow (Red Arrows):**
 - Occurs between the **Integer**, **Floating-point**, and **Media** execution units.
 - Occurs between the **EXECUTE** stage and the **COMMIT** stage.
 - Occurs between the **COMMIT** stage and the **D-cache**.
- Memory Data Flow (Red Arrows):**
 - Occurs between the **Integer**, **Floating-point**, and **Media** execution units.
 - Occurs between the **EXECUTE** stage and the **COMMIT** stage.
 - Occurs between the **COMMIT** stage and the **D-cache**.

- Goal of Instruction Flow
 - Supply processor with maximum number of useful instructions every clock cycle
- Impediments
 - Branches and jumps
 - I-Cache limitations
 - hit rate
 - width
 - alignment
 - etc.

Branch Types and Implementation

1. Types of Branches
 - A. Conditional or Unconditional
 - B. Save PC? Save other processor state?
 - C. How is target computed?
 - constant target (immediate, PC-relative)
 - variable target (register, register + offset)
2. Branch Architectures
 - A. Condition code or condition registers
 - B. Register

What's So Bad About Branches?

- Effects of Branches
 - Fragmentation of I-Cache lines
 - Need to determine branch outcome
 - Need to determine branch target
 - Use up execution resources

What's So Bad About Branches?

Problem: Fetch stalls until outcome is determined

Solutions:

- Minimize delay
 - Move instructions determining branch condition away from branch
- Make use of delay
 - Non-speculative:
 - Fill delay slots with useful safe instructions
 - Execute both paths (eager execution)
 - Speculative:
 - Predict branch outcome


What's So Bad About Branches?

Problem: Fetch stalls until branch target is determined

Solutions:


- Minimize delay
 - Generate branch target early
- Make use of delay: Predict branch target
 - Single target (constant—only need to compute once)
 - Multiple targets (variable—but may use previous target value as prediction for next time).

Control Dependences



- **Control Flow Graph**
 - Shows possible paths of control flow through basic blocks

Control Dependences



- **Control Dependence**
 - Node B is CD on Node A if A determines whether B executes

Limits on Instruction Level Parallelism (ILP)

Weiss and Smith [1984]	1.58
Sohi and Vajapeyam [1987]	1.81
Tjaden and Flynn [1970]	1.86 (Flynn's bottleneck)
Tjaden and Flynn [1973]	1.96
Uht [1986]	2.00
Smith et al. [1989]	2.00
Jouppi and Wall [1988]	2.40
Johnson [1991]	2.50
Acosta et al. [1986]	2.79
Wedig [1982]	3.00
Butler et al. [1991]	5.8
Melvin and Patt [1991]	6
Wall [1991]	7 (Jouppi disagreed)
Kuck et al. [1972]	8
Riseman and Foster [1972]	51 (no control dependences)
Nicolau and Fisher [1984]	90 (Fisher's optimism)

Riseman and Foster's Study

- 7 benchmark programs on CDC-3600
- Assume infinite machines
 - Infinite memory and instruction stack
 - Infinite register file
 - Infinite functional units
 - True dependencies only at dataflow limit
- If lookahead bounded to single basic block, speedup is 1.72 (Flynn's bottleneck)
- If one can bypass branches (hypothetically), then: a theoretical ILP of 51 was determined by Riseman and Foster


Program Control Flow

- Implicit Sequential Control Flow
 - Static Program Representation
 - Control Flow Graph (CFG)
 - Nodes = basic blocks
 - Edges = Control flow transfers
 - Physical Program Layout
 - Mapping of CFG to linear program memory
 - Implied sequential control flow
 - Dynamic Program Execution
 - Traversal of the CFG nodes and edges (e.g. loops)
 - Traversal dictated by branch conditions
 - Dynamic Control Flow
 - Deviates from sequential control flow
 - Disrupts sequential fetching
 - Can stall IF stage and reduce I-fetch bandwidth

13


Program Control Flow

- Dynamic traversal of static CFG
- Mapping CFG to linear memory



14

Disruption of Sequential Control Flow







15

Branch Prediction

- Target address generation → Target Speculation
 - Access register:
 - PC, General purpose register, Link register
 - Perform calculation:
 - +/- offset, autoincrement, autodecrement
- Condition resolution → Condition speculation
 - Access register:
 - Condition code register, General purpose register
 - Perform calculation:
 - Comparison of data register(s)

16



Branch Prediction: Condition Speculation

1. Biased Not Taken
 - Hardware prediction
 - Does not affect ISA
 - Not effective for loops
2. Software Prediction
 - Extra bit in each branch instruction
 - Set to 0 for not taken
 - Set to 1 for taken
 - Bit set by compiler or user; can use profiling
 - Static prediction, same behavior every time
3. Prediction based on branch offset
 - Positive offset: predict not taken
 - Negative offset: predict taken
4. Prediction based on dynamic history

21

UCB Study [Lee and Smith, 1984]

- Benchmarks used
 - 26 programs (IBM 370, DEC PDP-11, CDC 6400)
 - 6 workloads (4 IBM, 1 DEC, 1 CDC)
 - Used trace-driven simulation
- Branch types
 - Unconditional: always taken or always not taken
 - Subroutine call: always taken
 - Loop control: usually taken
 - Decision: either way, if-then-else
 - Computed goto: always taken, with changing target
 - Supervisor call: always taken
 - Execute: always taken (IBM 370)

	IBM1	IBM2	IBM3	IBM4	DEC	CDC	Avg
T	0.64	0.65	0.70	0.54	0.73	0.77	0.67
NT	0.36	0.34	0.29	0.46	0.26	0.22	0.32

22


Branch Prediction Function

- Prediction function $F(X1, X2, \dots)$
 - $X1$ – opcode type
 - $X2$ – history
- Prediction effectiveness based on opcode only, or history

	IBM1	IBM2	IBM3	IBM4	DEC	CDC
Opcode only	66	69	71	55	80	78
History 1	92	95	87	80	97	82
History 2	93	97	91	83	98	91
History 3	94	97	91	84	98	94
History 4	95	97	92	84	98	95
History 5	95	97	92	84	98	96

23

Example Prediction Algorithm




- Hardware table remembers last 2 branch outcomes
 - History of past several branches encoded by FSM
 - Current state used to generate prediction
- Results:

	IBM1	IBM2	IBM3	IBM4	DEC	CDC
	93	97	91	83	98	91

24

Other Prediction Algorithms



- Combining prediction accuracy with BTB hit rate (86.5% for 128 sets of 4 entries each), branch prediction can provide the net prediction accuracy of approximately 80%. This implies a 5-20% performance enhancement.

25

IBM Study [Nair, 1992]

- Branch processing on the IBM RS/6000
 - Separate branch functional unit
 - Five different branch types
 - b: unconditional branch
 - bl: branch and link (subroutine calls)
 - bc: conditional branch
 - bcr: condor branch using link register (returns)
 - bcc: conditional branch using count register
 - Overlap of branch instructions with other instructions
 - Zero cycle branches
 - Two causes for branch stalls
 - Unresolved conditions
 - Branches downstream too close to unresolved branches

26


Branch Instruction Distribution

Benchmark	% of each branch type				% bc with penalty cycles		
	b	bl	bc	bcr	3 cyc	2 cyc	1 cyc
spice2g6	7.86	0.30	12.58	0.32	13.82	3.12	0.76
doduc	1.00	0.94	8.22	1.01	10.14	1.76	2.02
matrix300	0.00	0.00	14.50	0.00	0.68	0.22	0.20
tomcatv	0.00	0.00	6.10	0.00	0.24	0.02	0.01
gcc	2.30	1.32	15.50	1.81	22.46	9.48	4.85
espresso	3.61	0.58	19.85	0.68	37.37	1.77	0.31
li	2.41	1.92	14.36	1.91	31.55	3.44	1.37
eqntott	0.91	0.47	32.87	0.51	5.01	11.01	0.80

27

Exhaustive Search for Optimal 2-bit Predictor

- There are 2^{20} possible state machines of 2-bit predictors
- Some machines are uninteresting, pruning them out reduces the number of state machines to 5248
- For each benchmark, determine prediction accuracy for all the predictor state machines
- Find optimal 2-bit predictor for each application



28


Number of History Bits Needed

	Prediction Accuracy (Overall CPI Overhead)			
Benchmark	3 bit	2 bit	1 bit	0 bit
spice2g6	97.0 (0.009)	97.0 (0.009)	96.2 (0.013)	76.6 (0.031)
doduc	94.2 (0.003)	94.3 (0.003)	90.2 (0.004)	69.2 (0.022)
gcc	89.7 (0.025)	89.1 (0.026)	86.0 (0.033)	50.0 (0.128)
espresso	89.5 (0.045)	89.1 (0.047)	87.2 (0.054)	58.5 (0.176)
li	88.3 (0.042)	86.8 (0.048)	82.5 (0.063)	62.4 (0.142)
eqntott	89.3 (0.028)	87.2 (0.033)	82.9 (0.046)	78.4 (0.049)

- **Branch history table size:** Direct-mapped array of 2^k entries
- Some programs, like gcc, have over 7000 conditional branches
- In collisions, multiple branches share the same predictor
 - Constructive interference
 - Destructive interference
- Marginal gains beyond 1K entries (for these programs)


29

Branch Prediction Implementation (PPC 604)




30

BTAC and BHT Design (PPC 604)



31

BTAC and BHT Design (PPC 604)




32

Register Data Flow Techniques

- Register Data Flow
 - Resolving Anti-dependences (WAR)
 - Resolving Output Dependences (WAW)
 - Resolving True Data Dependences (RAW)
- Tomasulo's Algorithm [Tomasulo, 1967]
 - Modified IBM 360/91 Floating-point Unit
 - Reservation Stations
 - Common Data Bus
 - Register Tags
 - Operation of Dependency Mechanisms

33


The Big Picture




34

Register Data Flow

Each ALU Instruction:



INSTRUCTION EXECUTION MODEL



- Need Availability of F_n (Structural Dependences)
- Need Availability of R_j, R_k (True Data Dependences)
- Need Availability of R_i (Anti-and output Dependences)

35


Causes of (Register) Storage Conflict

REGISTER RECYCLING

MAXIMIZE USE OF REGISTERS
MULTIPLE ASSIGNMENTS OF VALUES TO REGISTERS

OUT OF ORDER ISSUING AND COMPLETION

LOSE IMPLIED PRECEDENCE OF SEQUENTIAL CODE
LOSE 1-1 CORRESPONDENCE BETWEEN VALUES AND REGISTERS



36

Contribution to Register Recycling

COMPILER REGISTER ALLOCATION

CODE GENERATION

Single Assignment, Symbolic Reg.

REG. ALLOCATION

Map Symbolic Reg. to Physical Reg.
Maximize Reuse of Reg.

INSTRUCTION LOOPS

```

9 $34: mul $14, $7, 40
10      addu $15, $4, $14
11      mul $24, $9, 4
12      addu $25, $15, $24
13      lw $11, 0($25)
14      mul $12, $9, 40
15      addu $13, $5, $12
16      mul $14, $8, 4
17      addu $15, $13, $14
18      lw $24, 0($15)
19      mul $25, $11, $24
20      addu $10, $10, $25
21      addu $9, $9, 1
22      ble $9, 10, $34
    
```

For (k=1; k<= 10; k++)
t += a[i][k] * b[k][j];

Reuse Same Set of Reg. in
Each Iteration

Overlapped Execution of
Different Iterations

37

Resolving Anti-Dependences

⋮
 (1) R4 ← R3 + 1
 (2) R3 ← R5 + 1

Must Prevent (2) from completing
before (1) is dispatched.

STALL DISPATCHING

DELAY DISPATCHING OF (2)
REQUIRE RECHECKING AND REACCESSING

COPY OPERAND

COPY NOT-YET-USED OPERAND TO PREVENT BEING
OVERWRITTEN

MUST USE TAG IF ACTUAL OPERAND NOT-YET-AVAILABLE

RENAME REGISTER

HARDWARE ALLOCATION

38

Resolving Output Dependences

(1) R3 ← R3 op R5
 ⋮
 ⋮
 ⋮
 (3) R3 ← R5 + 1

Must Prevent (3) from completing
before (1) completes.

STALL DISPATCHING/ISSUING

DENOTE OUTPUT DEPENDENCE
HOLD DISPATCHING UNTIL RESOLUTION OF DEPENDENCE
ALLOW DECODING OF SUBSEQUENT INSTRUCTIONS

RENAME REGISTER

HARDWARE ALLOCATION


39

Register Renaming

Register Renaming Resolves:

Anti-Dependences
Output Dependences

Architected Registers Physical Registers



Design of Redundant Registers

Number:

- One
- Multiple

Allocation:

- Fixed for Each Register
- Pooled for all Registers


Location:

- Attached to Register File (Centralized)
- Attached to functional units (Distributed)

40

Register Renaming in the RIOS-I FPU

FPU Register Renaming



Simplified FPU Register Model

Incoming FPU instructions pass through a renaming table prior to decode

The 32 architectural registers are remapped to 40 physical registers


Physical register names are used within the FPU

Complex control logic maintains active register mapping

41

Resolving True Data Dependences

- (1) $R2 \leftarrow R1 + 1$
- (2) $R3 \leftarrow R2$
- (3) $R4 \leftarrow R3$



STALL DISPATCHING

ADVANCE INSTRUCTIONS

"DYNAMIC EXECUTION"


Reservation Station + Complex Forwarding

Out-of-order (OoO) Execution

Try to Approach the "Data-Flow Limit"


42

Embedded "Data Flow" Engine



43

Tomasulo's Algorithm [Tomasulo, 1967]



44

IBM 360/91 FPU

- **Multiple functional units (FU's)**
 - Floating-point add
 - Floating-point multiply/divide
- **Three register files (pseudo reg-reg machine in floating-point unit)**
 - (4) floating-point registers (FLR)
 - (6) floating-point buffers (FLB)
 - (3) store data buffers (SDB)
- **Out of order instruction execution:**
 - After decode the instruction unit passes all floating point instructions (in order) to the floating-point operation stack (FLOS).
 - In the floating point unit, instructions are then further decoded and issued from the FLOS to the two FU's
- **Variable operation latencies:**
 - Floating-point add: 2 cycles
 - Floating-point multiply: 3 cycles
 - Floating-point divide: 12 cycles
- **Goal: achieve concurrent execution of multiple floating-point instructions, in addition to achieving one instruction per cycle in instruction pipeline**

45

Dependence Mechanisms

Two Address IBM 360 Instruction Format:


$R1 \leftarrow R1 \text{ op } R2$

Major dependence mechanisms:

- **Structural (FU) dependence** = > virtual FU's
 - Reservation stations
- **True dependence** = > pseudo operands + result forwarding
 - Register tags
 - Reservation stations
 - Common data bus (CDB)
- **Anti-dependence** = > operand copying
 - Reservation stations
- **Output dependence** = > register renaming + result forwarding
 - Register tags
 - Reservation stations
 - Common data bus (CDB)

46

IBM 360/91 FPU



47

Reservation Stations

- Used to collect operands or pseudo operands (tags).
- Associate more than one set of buffering registers (control, source, sink) with each FU, = > virtual FU's.
- Add unit: three reservation stations
- Multiply/divide unit: two reservation stations

48

Common Data Bus (CDB)

- **CDB is fed by all units that can alter a register (or supply register values) and it feeds all units which can have a register as an operand.**
- Sources of CDB:
 - Floating-point buffers (FLB)
 - Two FU's (add unit and the multiply/divide unit)
- Destinations of CDB:
 - Reservation stations
 - Floating-point registers (FLR)
 - Store data buffers (SDB)

49

Register Tags

- **Every source of a register value must be uniquely identified by its own tag value.**
 - (6) FLB's
 - (5) reservation stations (3 with add unit, 2 with multiply/divide unit)
== > 4-bit tag is needed to identify the 11 potential sources
- **Every destination of a register value must carry a tag field.**
 - (5) "sink" entries of the reservation stations
 - (5) "source" entries of the reservation stations
 - (4) FLR's
 - (3) SDB's
== > a total of 17 tag fields are needed (i.e. 17 places that need tags)

50

Operation of Dependence Mechanisms

1. **Structural (FU) dependence** == > **virtual FU's**
 - FLOS can hold and decode up to 8 instructions.
 - Instructions are dispatched to the 5 reservation stations (virtual FU's) even though there are only two physical FU's.
 - Hence, structural dependence does not stall dispatching.
2. **True dependence** == > **pseudo operands + result forwarding**
 - If an operand is available in FLR, it is copied to a res. station entry.
 - If an operand is not available (i.e. there is pending write), then a tag is copied to the reservation station entry instead. This tag identifies the source of the pending write. This instruction then waits in its reservation station for the true dependence to be resolved.
 - When the operand is finally produced by the source (ID of source = tag value), this source unit asserts its ID, i.e. its tag value, on the CDB followed by broadcasting of the operand on the CDB.
 - All the reservation station entries and the FLR entries and SDB entries carrying this tag value in their tag fields will detect a match of tag values and latch in the broadcasted operand from the CDB.
 - Hence, true dependence does not block subsequent independent instructions and does not stall a physical FU. Forwarding also minimizes delay due to true dependence.

51

Example 1

i: R2 <- R0 + R4

j: R8 <- R0 + R2

CYCLE #1

ID	Tag	Sink	Tag	Source	ID	Tag	Sink	Tag	Source	Busv	Tag	Data
1					4					0		6.0
2					5					2		3.5
3										4		10.0
										8		7.8

Adder

DISPATCHED INSTRUCTION(S):

CYCLE #2

ID	Tag	Sink	Tag	Source	ID	Tag	Sink	Tag	Source	Busv	Tag	Data
1					4					0		6.0
2					5					2		3.5
3										4		10.0
										8		7.8

Adder

DISPATCHED INSTRUCTION(S):

CYCLE #3

ID	Tag	Sink	Tag	Source	ID	Tag	Sink	Tag	Source	Busv	Tag	Data
1					4					0		
2					5					2		
3										4		
										8		

Adder

DISPATCHED INSTRUCTION(S):

52

Operation of Dependence Mechanisms

3. Anti-dependence => operand copying

- If an operand is available in FLR, it is copied to a reservation station entry.
- By copying this operand to the reservation station, all anti-dependences due to future writes to this same register are resolved.
- Hence, the reading of an operand is not delayed, possibly due to other dependences, and subsequent writes are also not delayed.

53

Example 2

i: $R4 \leftarrow R0 * R8$
j: $R0 \leftarrow R4 * R2$
k: $R2 \leftarrow R2 + R8$

CYCLE #1

ID	Tag	Sink	Tag	Source
1				
2				
3				

Adder

ID	Tag	Sink	Tag	Source	BusyTag	Data
4						6.0
5						3.5
						10.0
						7.8

Mult/Div

CYCLE #2

ID	Tag	Sink	Tag	Source
1				
2				
3				

Adder

DISPATCHED INSTRUCTION(S):

ID	Tag	Sink	Tag	Source	BusyTag	Data
4						6.0
5						3.5
						10.0
						7.8

Mult/Div

CYCLE #3

ID	Tag	Sink	Tag	Source
1				
2				
3				

Adder

ID	Tag	Sink	Tag	Source	BusyTag	Data
4						
5						

Mult/Div

DISPATCHED INSTRUCTION(S):

54

Operation of Dependence Mechanisms

3. Output dependence => register renaming + result forwarding

- If a register is waiting for a pending write, its tag field will contain the ID, or tag value, of the source for that pending write.
- When that source eventually produces the result, that result will be written into the register via the CDB.
- It is possible that prior to the completion of the pending write, another instruction can come along and also has that same register as its destination register.
- If this occurs, the operands (or pseudo operands) needed by this instruction are still copied to an available reservation station. In addition, the tag field of the destination register of this instruction is updated with the ID of this new reservation station, i.e. the old tag value is overwritten. This will ensure that the said register will get the latest value, i.e. the late completing earlier write cannot overwrite a later write.
- Hence, the output dependence is resolved without stalling a physical functional unit, not requiring additional buffers to ensure sequential write back to the register file.

55

Example 3

i: $R4 \leftarrow R0 * R8$
j: $R2 \leftarrow R0 + R4$
k: $R4 \leftarrow R0 + R8$
l: $R8 \leftarrow R4 * R8$

CYCLE #1

ID	Tag	Sink	Tag	Source
1				
2				
3				

Adder

ID	Tag	Sink	Tag	Source	BusyTag	Data
4						6.0
5						3.5
						10.0
						7.8

Mult/Div

CYCLE #2

ID	Tag	Sink	Tag	Source
1				
2				
3				

Adder

DISPATCHED INSTRUCTION(S):

ID	Tag	Sink	Tag	Source	BusyTag	Data
4						6.0
5						3.5
						10.0
						7.8

Mult/Div

CYCLE #3

ID	Tag	Sink	Tag	Source
1				
2				
3				

Adder

ID	Tag	Sink	Tag	Source	BusyTag	Data
4						
5						

Mult/Div

DISPATCHED INSTRUCTION(S):

56

Summary of Tomasulo's Algorithm

- Supports out of order execution of instructions.
- Resolves dependences dynamically using hardware.
- Attempts to delay the resolution of dependencies as late as possible.
- **Structural dependence** does not stall issuing; virtual FU's in the form of reservation stations are used.
- **Output dependence** does not stall issuing; copying of old tag to reservation station and updating of tag field of the register with pending write with the new tag.
- **True dependence** with a pending write operand does not stall the reading of operands; pseudo operand (tag) is copied to reservation station.
- **Anti-dependence** does not stall write back; earlier copying of operand awaiting read to the reservation station.
- Can support sequence of multiple output dependences.
- Forwarding from FU's to reservation stations bypasses the register file.

57

Tomasulo vs. Modern OOO

	IBM 360/91	Modern
Width	Peak IPC = 1	4+
Structural hazards	2 FPU Single CDB	Many FU Many busses
Anti-dependences	Operand copy	Reg. Renaming
Output dependences	Renamed reg. tag	Reg. renaming
True dependences	Tag-based forw.	Tag-based forw.
Exceptions	Imprecise	Precise (ROB)
Implementation	3 x 66" x 15" x 78" 60ns cycle time 11-12 gate delays per pipe stage >\$1 million	1 chip 300ps < \$100

58

Example 4


```

i:      R4 <-- R0 + R8
j:      R2 <-- R0 * R4
k:      R4 <-- R4 + R8
l:      R8 <-- R4 * R2

```

59

Example 4



60

Example 4

CYCLE #1

ID	Tag	Sink	Tag	Source
1				
2				
3				

Adder

ID	Tag	Sink	Tag	Source
4				
5				

Mult/Div

BusyTag	Data
0	6.0
2	3.5
4	10.0
8	7.8

DISPATCHED INSTRUCTION(S): _____

CYCLE #2

ID	Tag	Sink	Tag	Source
1				
2				
3				

Adder

ID	Tag	Sink	Tag	Source
4				
5				

Mult/Div

BusyTag	Data
0	
2	
4	
8	

DISPATCHED INSTRUCTION(S): _____

CYCLE #3

ID	Tag	Sink	Tag	Source
1				
2				
3				

Adder

ID	Tag	Sink	Tag	Source
4				
5				

Mult/Div

BusyTag	Data
0	
2	
4	
8	

DISPATCHED INSTRUCTION(S): _____

61

Example 4

CYCLE #4

ID	Tag	Sink	Tag	Source
1				
2				
3				

Adder

ID	Tag	Sink	Tag	Source
4				
5				

Mult/Div

BusyTag	Data
0	
2	
4	
8	

DISPATCHED INSTRUCTION(S): _____

CYCLE #5

ID	Tag	Sink	Tag	Source
1				
2				
3				

Adder

ID	Tag	Sink	Tag	Source
4				
5				

Mult/Div

BusyTag	Data
0	
2	
4	
8	

DISPATCHED INSTRUCTION(S): _____

CYCLE #6

ID	Tag	Sink	Tag	Source
1				
2				
3				

Adder

ID	Tag	Sink	Tag	Source
4				
5				


Mult/Div

BusyTag	Data
0	
2	
4	
8	

DISPATCHED INSTRUCTION(S): _____

62

"Dataflow Engine" for Dynamic Execution



63

Instruction Processing Steps

DISPATCH:

- Read operands from Register File (RF) and/or Rename Buffers (RRB)
- Rename destination register and allocate RRB entry
- Allocate Reorder Buffer (ROB) entry
- Advance instruction to appropriate Reservation Station (RS)

EXECUTE:


- RS entry monitors bus for register Tag(s) to latch in pending operand(s)
- When all operands ready, issue instruction into Functional Unit (FU) and deallocate RS entry (no further stalling in execution pipe)
- When execution finishes, broadcast result to waiting RS entries, RRB entry, and ROB entry

COMPLETE:

- Update architected register from RRB entry, deallocate RRB entry, and if it is a store instruction, advance it to Store Buffer
- Deallocate ROB entry and instruction is considered architecturally completed

64


Reservation Station Implementation



- **Reservation Stations: distributed vs. centralized**
 - Wakeup: benefit to partition across data types
 - Select: much easier with partitioned scheme
 - Select 1 of $n/4$ vs. 4 of n

65

Reorder Buffer Implementation




- **Merge RS and ROB => Register Update Unit (RUU)**
 - Inefficient, hard to scale

66

Reorder Buffer Implementation

Busy	Issued	Finished	Instruction address	Rename register	Speculative	Valid
------	--------	----------	---------------------	-----------------	-------------	-------

(a)




Reorder buffer

(b)

- **Reorder Buffer**
 - “Bookkeeping”
 - Can be instruction-grained, or block-grained (4-5 ops)

67

Data Capture Reservation Station



- **Reservation Stations**
 - Data capture vs. no data capture
 - Latter leads to “speculative scheduling”

68

Register File Alternatives

Register Lifetime	Status	Duration (cycles)	Result stored where?		
			Future File	History File	Phys. RF
Dispatch	Unavail	≥ 1	N/A	N/A	N/A
Finish execution	Speculative	≥ 0	FF	ARF	PRF
Commit	Committed	≥ 0	ARF	ARF	PRF
Next def. Dispatched	Committed	≥ 1	ARF	HF	PRF
Next def. Committed	Discarded	≥ 0	Overwritten	Discarded	Reclaimed

Rename register organization

- Future file (future updates buffered, later committed)
 - Rename register file
- History file (old versions buffered, later discarded)
- **Merged (single physical register file)**

69

Register File Commit

• Register Commit

– History file (only proposed)

- Copy previous value from ARF to HF at dispatch
- Use HF to reconstruct precise state if needed

– Future file: separate ARF & RRF (lecture notes, PPC 604/620, Pentium Pro)

- Copy committed value from RRF to ARF
- Update rename table mapping

– Physical Register File: merged ARF & RRF (MIPS R10000 paper, Pentium 4, Alpha 21264, Power 4)

- No copy; simpler datapath (operand always in PRF)
- Simply “commit” rename table mapping as branches resolve

70

Rename Table Implementation

- MAP checkpointing
 - Recovery from branches, exceptions
 - Checkpoint granularity
 - Every instruction
 - Every branch, playback to get to exception boundary
- RAM Map
 - Just a lookup table; checkpoints nxm each
- CAM Map
 - Positional bit vectors; checkpoints a single column

71

Summary

- Register dependences
 - True dependences
 - Antidependences
 - Output dependences
- Register Renaming
- Tomasulo's Algorithm
- Reservation Station Implementation
- Reorder Buffer Implementation
- Register File Implementation
 - History file
 - Future file
 - Physical register file
- Rename Table Implementation

72

Memory Data Flow

- **Memory Data Flow**
 - Memory Data Dependences
 - Load Bypassing
 - Load Forwarding
 - Speculative Disambiguation
 - The Memory Bottleneck
- **Basic Memory Hierarchy Review**

73

Memory Data Dependences

- Besides branches, long memory latencies are one of the biggest performance challenges today.
- To preserve sequential (in-order) state in the data caches and external memory (so that recovery from exceptions is possible) **stores are performed in order**. This takes care of antidependences and output dependences to memory locations.
- However, **loads can be issued out of order** with respect to stores if the out-of-order loads check for data dependences with respect to previous, pending stores.

WAW	WAR	RAW
store X	load X	store X
:	:	:
store X	store X	load X

74

Memory Data Dependences

- **“Memory Aliasing”** = Two memory references involving the same memory location (collision of two memory addresses).
- **“Memory Disambiguation”** = Determining whether two memory references will alias or not (whether there is a dependence or not).
- **Memory Dependency Detection:**
 - Must compute effective addresses of both memory references
 - Effective addresses can depend on run-time data and other instructions
 - Comparison of addresses require much wider comparators

Example code:

```
(1) STORE  V
(2) ADD
(3) LOAD   W
(4) LOAD   X
(5) LOAD   V
(6) ADD
(7) STORE  W
```

75

Total Order of Loads and Stores

- Keep all loads and stores totally in order with respect to each other.
- However, loads and stores can execute out of order with respect to other types of instructions.
- **Consequently, stores are held for all previous instructions, and loads are held for stores.**
 - I.e. stores performed at commit point
 - Sufficient to prevent wrong branch path stores since all prior branches now resolved

76

Illustration of Total Order

Decoder

Store v	Add	Load w	Load x
Load v	Add	Store w	Cycle 2

=====

Cycle 1

Load/Store Reservation Station

Address Unit

cache write addr

cache write data

=====

Cycle 2

Load x

Store v

data

Address Unit

=====

Cycle 3

Store w

Load v

Load w

Store v

data

Address Unit

=====

Cycle 4

Store w

Load v

Load w

Store v

data

Address Unit

Store v released

=====

Cycle 5

Store w

Load v

Load w

Address Unit

Store v

data

=====

Cycle 6

Store w

Load v

Load x

Address Unit

Load w

=====

Cycle 7

Store w

Load v

Address Unit

Load x

=====

Cycle 8

Store w

data

Address Unit

Load v

=====

ISSUING LOADS AND STORES WITH TOTAL ORDERING

77

Load Bypassing

- Loads can be allowed to bypass stores (if no aliasing).
- Two separate reservation stations and address generation units are employed for loads and stores.
- Store addresses still need to be computed before loads can be issued to allow checking for load dependences. If dependence cannot be checked, e.g. store address cannot be determined, then all subsequent loads are held until address is valid (conservative).
- Stores are kept in ROB until all previous instructions complete; and kept in the store buffer until gaining access to cache port.
 - Store buffer is “future file” for memory
 - How would you build “history file” for memory?

78

Illustration of Load Bypassing

Decoder

Store v	Add	Load w	Load x
Load v	Add	Store w	

Cycle 1 Cycle 2

Cycle 1

Load Reservation Station: Store v

Address Unit: v

Store Buffer: (empty)

cache: (empty)

Cycle 2

Load Reservation Station: Store w

Address Unit: w

Store Buffer: (empty)

cache: (empty)

Cycle 3

Load Reservation Station: Store w

Address Unit: w

Store Buffer: Store v

cache: v

Cycle 4

Load Reservation Station: Store v

Address Unit: v

Store Buffer: Store w

cache: w

Cycle 5

Load Reservation Station: Store v

Address Unit: v

Store Buffer: Store w

cache: w

Cycle 6

Load Reservation Station: Store v

Address Unit: v

Store Buffer: Store w

cache: w





LOAD BYPASSING OF STORES

79

Load Forwarding

- If a subsequent load has a dependence on a store still in the store buffer, it need not wait till the store is issued to the data cache.
- The load can be directly satisfied from the store buffer if the address is valid and the data is available in the store buffer.
- This avoids the latency of accessing the data cache.


80



Speculative Disambiguation

- What if aliases are rare?
 - Loads don't wait for addresses of all prior stores
 - Full address comparison of stores that are ready
 - Bypass if no match, forward if match
 - Check all store addresses when they commit
 - No matching loads – speculation was correct
 - Matching unbypassed load – incorrect speculation
 - Replay starting from incorrect load

The diagram illustrates a hardware architecture for speculative disambiguation. At the top, a light blue box labeled 'Load/Store RS' (Register File) connects to a central light blue box labeled 'Agen' (Agent) and 'Mem' (Memory). Below the 'Agen/Mem' box are two queues: a green 'Load Queue' on the left and a red 'Store Queue' on the right. A vertical line descends from the 'Agen/Mem' box to a light blue 'Reorder Buffer' at the bottom. A red line connects the 'Load Queue' to the 'Reorder Buffer'. A green line connects the 'Store Queue' to the 'Reorder Buffer'. Additionally, a green line connects the 'Store Queue' back to the 'Agen/Mem' box, and a red line connects the 'Load Queue' back to the 'Agen/Mem' box, representing forwarding paths.



Use of Prediction

- If aliases are rare: static prediction
 - Predict no alias every time
 - Why even implement forwarding? PowerPC 620 doesn't
 - Pay misprediction penalty rarely
- If aliases are more frequent: dynamic prediction
 - Use PHT-like history table for loads
 - If alias predicted: delay load
 - If aliased pair predicted: forward from store to load
 - More difficult to predict pair [store sets, Alpha 21264]
 - Pay misprediction penalty rarely
- Memory cloaking [Moshovos, Sohi]
 - Predict load/store pair
 - Directly copy store data register to load target register
 - Reduce data transfer latency to absolute minimum

96

- If aliases are rare: static prediction
 - Predict no alias every time
 - Why even implement forwarding? PowerPC 620 doesn't
 - Pay misprediction penalty rarely
- If aliases are more frequent: dynamic prediction
 - Use PHT-like history table for loads
 - If alias predicted: delay load
 - If aliased pair predicted: forward from store to load
 - More difficult to predict pair [store sets, Alpha 21264]
 - Pay misprediction penalty rarely
- Memory cloaking [Moshovos, Sohi]
 - Predict load/store pair
 - Directly copy store data register to load target register
 - Reduce data transfer latency to absolute minimum

Load/Store Disambiguation Discussion

- RISC ISA:
 - Many registers, most variables allocated to registers
 - Aliases are rare
 - Most important to not delay loads (bypass)
 - Alias predictor may/may not be necessary
- CISC ISA:
 - Few registers, many operands from memory
 - Aliases much more common, forwarding necessary
 - Incorrect load speculation should be avoided
 - If load speculation allowed, predictor probably necessary
- Address translation:
 - Can't use virtual address (must use physical)
 - Wait till after TLB lookup is done
 - Or, use subset of untranslated bits (page offset)
 - Safe for proving inequality (bypassing OK)
 - Not sufficient for showing equality (forwarding not OK)

87

- **RISC ISA:**
 - Many registers, most variables allocated to registers
 - Aliases are rare
 - Most important to not delay loads (bypass)
 - Alias predictor may/may not be necessary
- **CISC ISA:**
 - Few registers, many operands from memory
 - Aliases much more common, forwarding necessary
 - Incorrect load speculation should be avoided
 - If load speculation allowed, predictor probably necessary
- **Address translation:**
 - Can't use virtual address (must use physical)
 - Wait till after TLB lookup is done
 - Or, use subset of untranslated bits (page offset)
 - Safe for proving inequality (bypassing OK)
 - Not sufficient for showing equality (forwarding not OK)

The Memory Bottleneck

The diagram illustrates the memory bottleneck in a processor architecture. The flow is as follows:

- Dispatch Buffer** feeds into the **Dispatch** unit.
- Dispatch** feeds into the **Reg. File**.
- Reg. File** feeds into the **Ren. Reg.** (Renamed Register).
- Ren. Reg.** feeds into the **RS's** (Register Stacks).
- RS's** feeds into the **Branch**, **Integer**, **Integer**, **Float.-Point**, and **Load/Store** units.
- Load/Store** feeds into the **Eff. Addr. Gen.** (Effective Address Generation) and **Addr. Translation** (Address Translation) units.
- Addr. Translation** feeds into the **D-cache Access** unit.
- D-cache Access** feeds into the **Data Cache**.
- Data Cache** feeds into the **Reorder Buff.** (Reorder Buffer).
- Reorder Buff.** feeds into the **Complete** unit.
- Complete** feeds into the **Store Buff.** (Store Buffer).
- Store Buff.** feeds into the **Retire** unit.
- Retire** feeds back into the **Dispatch Buffer**.
- Complete** also feeds back into the **Data Cache** via a dashed green arrow.

The **Reg. File** and **Ren. Reg.** units are connected by a **Reg. Write Back** path (green arrow).

The **Eff. Addr. Gen.** and **Addr. Translation** units are connected by a **D-cache Access** path (black arrow).

The **Complete** unit is connected to the **Data Cache** via a dashed green arrow.

The **Store Buff.** and **Retire** units are connected by a blue arrow.

The **Reorder Buff.** and **Complete** units are connected by a dashed green arrow.

The **Dispatch Buffer** and **Dispatch** unit are connected by a black arrow.

The **Reg. File** and **Ren. Reg.** units are connected by a black arrow.

The **RS's** and **Branch**, **Integer**, **Integer**, **Float.-Point**, and **Load/Store** units are connected by a black arrow.

The **Load/Store** and **Eff. Addr. Gen.** and **Addr. Translation** units are connected by a black arrow.

The **Addr. Translation** and **D-cache Access** unit are connected by a black arrow.

The **D-cache Access** and **Data Cache** are connected by a black arrow.

The **Data Cache** and **Reorder Buff.** are connected by a black arrow.

The **Reorder Buff.** and **Complete** unit are connected by a dashed green arrow.

The **Complete** and **Store Buff.** are connected by a dashed green arrow.

The **Store Buff.** and **Retire** unit are connected by a blue arrow.

The **Retire** and **Dispatch Buffer** are connected by a blue arrow.

The **Reg. Write Back** path (green arrow) connects the **Ren. Reg.** to the **Reg. File**.

The **D-cache Access** path (black arrow) connects the **Addr. Translation** to the **D-cache Access** unit.

The dashed green arrow connects the **Complete** unit to the **Data Cache**.

The blue arrow connects the **Store Buff.** to the **Retire** unit.

The blue arrow connects the **Retire** unit to the **Dispatch Buffer**.

The black arrow connects the **RS's** to the **Branch**, **Integer**, **Integer**, **Float.-Point**, and **Load/Store** units.

The black arrow connects the **Load/Store** unit to the **Eff. Addr. Gen.** and **Addr. Translation** units.

The black arrow connects the **Addr. Translation** unit to the **D-cache Access** unit.

The black arrow connects the **D-cache Access** unit to the **Data Cache**.

The black arrow connects the **Data Cache** to the **Reorder Buff.**


The dashed green arrow connects the **Complete** unit to the **Data Cache**.

The dashed green arrow connects the **Complete** unit to the **Store Buff.**

The blue arrow connects the **Store Buff.** to the **Retire** unit.

The blue arrow connects the **Retire** unit to the **Dispatch Buffer**.

The green arrow connects the **Ren. Reg.** to the **Reg. File**.



Load/Store Processing

For both Loads and Stores:

1. Effective Address Generation:

- Must wait on register value
- Must perform address calculation

2. Address Translation:

- Must access TLB
- Can potentially induce a page fault (exception)

For Loads: D-cache Access (Read)


- Can potentially induce a D-cache miss
- Check aliasing against store buffer for possible load forwarding
- If bypassing store, must be flagged as "speculative" load until completion

For Stores: D-cache Access (Write)

- When completing must check aliasing against "speculative" loads
- After completion, wait in store buffer for access to D-cache
- Can potentially induce a D-cache miss

89

Easing The Memory Bottleneck



90

Memory Bottleneck Techniques

Dynamic Hardware (Microarchitecture):

- Use Non-blocking D-cache (need missed-load buffers)
- Use Multiple Load/Store Units (need multiported D-cache)
- Use More Advanced Caches (victim cache, stream buffer)
- Use Hardware Prefetching (need load history and stride detection)

Static Software (Code Transformation):

- Insert Prefetch or Cache-Touch Instructions (mask miss penalty)
- Array Blocking Based on Cache Organization (minimize misses)
- Reduce Unnecessary Load/Store Instructions (redundant loads)
- Software Controlled Memory Hierarchy (expose it to above DSI)

91


Advanced Memory Hierarchy

- Better miss rate: victim caches
- Reducing miss costs through software restructuring
- Higher bandwidth: Lock-up free caches, superscalar caches
- Beyond simple blocks
- Two level caches
- Prefetching, software prefetching
- Main Memory, DRAM
- Virtual Memory, TLBs
- Interaction of caches, virtual memory

92

Jouppi's Victim Cache


- Targeted at conflict misses
- Victim cache: a small fully associative cache
 - holds victims replaced in direct-mapped or low-assoc
 - LRU replacement
 - a miss in cache + a hit in victim cache
 - => move line to main cache
- Poor man's associativity
 - Not all sets suffer conflicts; provide limited capacity for conflicts



93

Jouppi's Victim Cache

- Removes conflict misses, mostly useful for DM or 2-way
 - Even one entry helps some benchmarks
 - I-cache helped more than D-cache
- Versus cache size
 - Generally, victim cache helps more for smaller caches
- Versus line size
 - helps more with larger line size (why?)
- Used in Pentium Pro (P6) I-cache




94

Software Restructuring

- If column-major (Fortran)
 - $x[i+1, j]$ follows $x[i, j]$ in memory
 - $x[i, j+1]$ long after $x[i, j]$ in memory
- Poor code


```
for i = 1, rows
  for j = 1, columns
    sum = sum + x[i, j]
```
- Conversely, if row-major (C/C++)
- Poor code


```
for j = 1, columns
  for i = 1, rows
    sum = sum + x[i, j]
```



95

Software Restructuring

- Better column-major code


```
for j = 1, columns
  for i = 1, rows
    sum = sum + x[i, j]
```
- Optimizations - need to check if it is valid to do them
 - Loop interchange (used above)
 - Merging arrays
 - Loop fusion
 - Blocking




96

Superscalar Caches

- Increasing issue width => wider caches
- Parallel cache accesses are harder than parallel functional units
- Fundamental difference:
 - Caches have **state**, functional units don't
 - Operation thru one port affects future operations thru others
- Several approaches used
 - True multi-porting
 - Multiple cache copies
 - Virtual multi-porting
 - Multi-banking (interleaving)

97

True Multiporting of SRAM




98

True Multiporting of SRAM

- Would be ideal
- Increases cache area
 - Array becomes wire-dominated
- Slower access
 - Wire delay across larger area
 - Cross-coupling capacitance between wires
- SRAM access difficult to pipeline

99

Multiple Cache Copies



- Used in DEC Alpha 21164, IBM Power4
- Independent load paths
- Single shared store path
 - May be exclusive with loads, or internally dual-ported
- Bottleneck, not practically scalable beyond 2 paths
- Provides some fault-tolerance
 - Parity protection per copy
 - Parity error: restore from known-good copy
 - Avoids more complex ECC (no RMW for subword writes), still provides SEC

100


Virtual Multiporting



- Used in IBM Power2 and DEC 21264
 - 21264 wave pipelining - pipeline wires WITHOUT latches
- Time-share a single port
- Requires very careful array design to guarantee balanced paths
 - Second access cannot catch up with first access
- Probably not scalable beyond 2 ports
- Complicates and reduces benefit of *speed binning*

101

Multi-banking or Interleaving



- Used in Intel Pentium (8 banks)
- Need routing network
- Must deal with bank conflicts
 - Bank conflicts not known till address generated
 - Difficult in non-data-capture machine with speculative scheduling
 - Replay – looks just like a cache miss
 - Sensitive to bank interleave: fine-grained vs. coarse-grained
- Spatial locality: many temporally local references to same block
 - Combine these with a “row buffer” approach?

102

Combined Schemes

- Multiple banks with multiple ports
- Virtual multiporting of multiple banks
- Multiple ports and virtual multiporting
- Multiple banks with multiply virtually multiported ports
- Complexity!
- No good solution known at this time
 - Current generation superscalars get by with 1-3 ports
- Course project?

103

Beyond Simple Blocks

- Break blocks into
 - Address block associated with tag
 - Transfer block to/from memory (subline, sub-block)
- Large address blocks
 - Decrease tag overhead
 - But allow fewer blocks to reside in cache (fixed mapping)

Subline Valid Bits

Tag					Subline 0	Subline 1	Subline 2	Subline 3
Tag					Subline 0	Subline 1	Subline 2	Subline 3
Tag					Subline 0	Subline 1	Subline 2	Subline 3
Tag					Subline 0	Subline 1	Subline 2	Subline 3

104

Beyond Simple Blocks

- Larger transfer block
 - Exploit spatial locality
 - Amortize memory latency
 - But take longer to load
 - Replace more data already cached (more conflicts)
 - Cause unnecessary traffic
- Typically used in large L2/L3 caches to limit tag overhead
- Sublines tracked by MSHR during pending fill

Subline Valid Bits

Tag				Subline 0	Subline 1	Subline 2	Subline 3
Tag				Subline 0	Subline 1	Subline 2	Subline 3
Tag				Subline 0	Subline 1	Subline 2	Subline 3
Tag				Subline 0	Subline 1	Subline 2	Subline 3

105

Latency vs. Bandwidth

- Latency can be handled by
 - Hiding (or tolerating) it - out of order issue, nonblocking cache
 - Reducing it – better caches
- Parallelism helps to hide latency
 - MLP – multiple outstanding cache misses overlapped
- But increases bandwidth demand
- Latency ultimately limited by physics

106

Latency vs. Bandwidth

- Bandwidth can be handled by “spending” more (hardware cost)
 - Wider buses, interfaces
 - Banking/interleaving, multiporting
- Ignoring cost, a well-designed system should never be bandwidth-limited
 - Can't ignore cost!
- Bandwidth improvement usually increases latency
 - No free lunch
- Hierarchies decrease bandwidth demand to lower levels
 - Serve as traffic filters: a hit in L1 is filtered from L2
- Parallelism puts more demand on bandwidth
- If average b/w demand is not met => infinite queues
 - Bursts are smoothed by queues
- If burst is much larger than average => long queue
 - Eventually increases delay to unacceptable levels

107

Prefetching

- Even “demand fetching” prefetches other words in block
 - Spatial locality
- Prefetching is useless
 - Unless a prefetch costs less than demand miss
- Ideally, prefetches should
 - Always get data before it is referenced
 - Never get data not used
 - Never prematurely replace data
 - Never interfere with other cache activity

108

Software Prefetching

- Use compiler to try to
 - Prefetch early
 - Prefetch accurately
- Prefetch into
 - Register (binding)
 - Use normal loads? ROB fills up, fetch stalls
 - What about page faults? Exceptions?
 - Caches (non-binding) – preferred
 - Needs ISA support

109

Software Prefetching

- For example:


```
do j= 1, cols
  do ii = 1 to rows by BLOCK
    prefetch (&(x[i,j])+BLOCK) # prefetch one block ahead
    do i = ii to ii + BLOCK-1
      sum = sum + x[i,j]
```
- How many blocks ahead should we prefetch?
 - Affects timeliness of prefetches
 - Must be scaled based on miss latency

110

Hardware Prefetching

- What to prefetch
 - One block spatially ahead
 - N blocks spatially ahead
 - Based on observed stride
- When to prefetch
 - On every reference
 - Hard to find if block to be prefetched already in the cache
 - On every miss
 - Better than doubling block size
 - Tagged
 - Prefetch when prefetched item is referenced


111

Prefetching for Pointer-based Data Structures

- What to prefetch
 - Next level of tree: $n+1, n+2, n+?$
 - Entire tree? Or just one path
 - Next node in linked list: $n+1, n+2, n+?$
 - Jump-pointer prefetching
 - Markov prefetching



- How to prefetch
 - Software places jump pointers in data structure
 - Hardware scans blocks for pointers
 - Content-driven data prefetching



112

Stream or Prefetch Buffers

- Prefetching causes capacity and conflict misses (pollution)
 - Can displace useful blocks
- Aimed at compulsory and capacity misses
- Prefetch into buffers, NOT into cache
 - On miss start filling stream buffer with successive lines
 - Check both cache and stream buffer
 - Hit in stream buffer => move line into cache (promote)
 - Miss in both => clear and refill stream buffer
- Performance
 - Very effective for I-caches, less for D-caches
 - Multiple buffers to capture multiple streams (better for D-caches)
- Can use with any prefetching scheme to avoid pollution


113

Multilevel Caches

- Ubiquitous in high-performance processors
 - Gap between L1 (core frequency) and main memory too high
 - Level 2 usually on chip, level 3 on or off-chip, level 4 off chip
- Inclusion in multilevel caches
 - Multi-level inclusion holds if L2 cache is superset of L1
 - Can handle virtual address synonyms
 - Filter coherence traffic: if L2 misses, L1 needn't see snoop
 - Makes L1 writes simpler
 - For both write-through and write-back

114


Multilevel Inclusion



- Example: local LRU not sufficient to guarantee inclusion
 - Assume L1 holds two and L2 holds three blocks
 - Both use local LRU
- Final state: L1 contains 1, L2 does not
 - Inclusion not maintained
- Different block sizes also complicate inclusion

115

Multilevel Inclusion



- Inclusion takes effort to maintain
 - Make L2 cache have bits or pointers giving L1 contents
 - Invalidate from L1 before replacing from L2
 - In example, removing 1 from L2 also removes it from L1
- Number of pointers per L2 block
 - L2 blocksize/L1 blocksize
- Reading list: [Wang, Baer, Levy ISCA 1989]

116

Multilevel Miss Rates

- Miss rates of lower level caches
 - Affected by upper level filtering effect
 - LRU becomes LRM, since “use” is “miss”
 - Can affect miss rates, though usually not important
- Miss rates reported as:
 - Miss per instruction
 - Global miss rate
 - Local miss rate
 - “Solo” miss rate
 - L2 cache sees all references (unfiltered by L1)

117