Diversified Pipelines—The Path Toward Superscalar Processors

HPCA, Spring 2011

Limitations of Our Simple 5-stage Pipeline

- Assumes single cycle EX stage for all instructions
- This is not feasible for
 - Complex integer operations
 - Multiply
 - Divide
 - Shift (possibly)
 - Floating Point Operations

© Shen, Lipasti

A Naïve Extension of the 5 Stage Pipeline EX PP/integer unit EX PP/integer divider EX PP/integer divider EX PP/integer divider

Multicycle ALU Operations


- Latency: # of intervening cycles between the instruction that produced a result and a subsequent instruction that uses it.
- Initiation Interval: # of cycles between two instructions that utilize the same functional unit.

Functional Unit	Latency	Initiation Interval
Integer ALU	0	1
FP Add	3	1
Int Multiply	6	1
FP Multiply	6	1
FP Divide	24	25

Multicycle ALU Operations

- Latency: # of intervening cycles between the instruction that produced a result and a subsequent instruction that uses it.
- Initiation Interval: # of cycles between two instructions that utilize the same functional unit.

Functional Unit	Latency	Initiation Interval	
Integer ALU	0	1	
FP Add	3	1	4 stage pipelined adder
Int Multiply	6	1	7 stage pipelined mult.
FP Multiply	6	1	/ stage pipermed muit.
FP Divide	24	25	24 cycle divider
			(non-pipelined)





Problems with Diversified Pipeline


- Many more RAW hazard opportunities due to longer fp instruction execution times
- New Structural Hazards:
 - Divide instructions at distance < 25 (Due to nonpipelined Divide Unit.
 - Multiple Register Writes/Cycle due to variable instruction execution times
- Out-of-order instruction completion—Why is this a problem?
- WAW Hazards are possible (WAR not possible. Why?)

Structural Hazard--FP Register Write Port


	1	2	3	4	5	6	7	8	9	10	11
MUL.D	IF	ID	M1	M2	М3	M4	M5	M6	M7	MEM	WB
I+1		IF	ID								
I+2			IF								
ADD.D				IF	ID	A1	A2	А3	A4	MEM	WB
I+4					IF						
I+5						IF					
LOAD.D							IF	ID	EX	MEM	WB








Diversified pipeline—Out of Order Completion											
	1	2	3	4	5	6	7	8	9	10	11
DIV.D F0,F2,F4	IF	ID	D1	D2	D3	D4	D5	D6	D7	D8	D9
ADD.D F2,F10,F8		IF	ID	EX	A1	A2	А3	A4	MEM	WB	
LOAD.D F4,10(R3)			IF	ID	EX	MEM	WB				
Note that both the ADD and LOAD complete before the DIV Suppose a hardware exception occurs during the DIV, after stage 8. What is the PC address of the exception?											
Also note that the ADD and LOAD have overwritten the source operands for the DIV so there is no way to restore the state before the DIV											
											12





Diversified Pipeline—Can the Compiler Help?

• Consider this code to add a scalar to a vector:

for (i=1000; i>0; i=i-1) x[i] = x[i] + s;

· First translate into MIPS code:

- - To simplify, assume 8 is lowest address

Loop: L.D F0,0(R1);F0=vector element ADD.D F4,F0,F2;add scalar from F2 S.D 0(R1),F4;store result DADDUI R1,R1,-8;decrement pointer 8B (DW) BNEZ R1,Loop;branch R1!=zero

15

Can the Compiler Help?

Loop: L.D F0,0(R1);F0=vector element
ADD.D F4,F0,F2;add scalar from F2
S.D 0(R1),F4;store result
DADDUI R1,R1,-8;decrement pointer 8B (DW)
BNEZ R1,Loop;branch R1!=zero

Assume the following pipeline latencies:
 Ignore delayed branch in these examples

Instruction Instruction stalls between producing result using result in cycles FP ADD Another FP ALU op 3 Store double FP ADD 2 Load double FP ALU op Load double Store double 0 Integer op Integer op 0

Stalls (NOPs) needed to account for Pipeline Latencies F0,0(R1) ;F0=vector element 1 Loop: L.D 2 stall 3 ADD.D F4,F0,F2 ;add scalar in F2 stall stall S.D 0(R1),F4 ;store result DADDUI R1,R1,-8 ;decrement pointer 8B (DW) ;assumes can't forward to branch BNEZ R1,Loop ;branch R1!=zero Instruction Instruction Latency in producing result using result clock cycles FP ALU op Another FP ALU op FP ALU op Store double 2 Load double FP ALU op 1 • 9 clock cycles per loop iteration • Can the compiler reorganize the code to minimize stalls? 17

```
Reorganized Code to Reduce Stalls
Swap DADDUI and S.D by changing address of S.D:
    1 Loop: L.D F0,0(R1)
            DADDUI R1,R1,-8
            ADD.D F4,F0,F2
            stall
             stall
             S.D
                    8(R1),F4 ;altered offset when move DADUI
            BNEZ R1,Loop
     Instruction
                      Instruction
                                          Latency in
     producing result
                      using result
     FP ALU op
                      Another FP ALU op
     FP ALU op
                      Store double
     Load double
                      FP ALU op
7 clock cycles, but just 3 for execution (L.D, ADD.D,S.D), 4 for loop overhead;
  Can we(the compiler) do better?
                                                                  18
```

```
Loop Unrolling to Improve Performance
                                   _1 cycle stall
        | L.D | F0,0(R1) | 1 cycle stall | ADD.D | F4,F0,F2 | 2 cycles stall | S.D | 0(R1),F4 | drop DADDUI | L.D | F6,-8(R1) |
1 Loop:L.D
                                  drop DADDUI & BNEZ
         ADD.D F8,F6,F2
                   -8(R1),F8
                                  drop DADDUI & BNEZ
        S.D -8(R1),F8
L.D F10,-16(R1)
ADD.D F12,F10,F2
13
15
         S.D -16(R1),F12
                                 drop ADDUI & BNEZ
                 F14,-24(R1)
         ADD.D F16,F14,F2
21
                  -24(R1),F16
         S.D
         DADDUI R1,R1,#-32
                                  ;alter to 4*8
        BNEZ R1.LOOP
  27 clock cycles, or 6.75 per iteration
  (Assumes R1 is multiple of 4)
                                                                          19
```

```
Loop Unrolling with Code Rearrangement
              F0,0(R1)
1 Loop:L.D
      L.D
              F6,-8(R1)
              F10,-16(R1)
       L.D
              F14,-24(R1)
       ADD.D F4,F0,F2
       ADD.D F8,F6,F2
       ADD.D F12.F10.F2
       ADD.D F16,F14,F2
       S.D
             0(R1),F4
              -8(R1),F8
-16(R1),F12
10
       S.D
11
       S.D
       DSUBUI R1,R1,#32
       S.D 8(R1),F16; 8-32 = -24
BNEZ R1,LOOP
13
 14 clock cycles, or 3.5 per iteration
                                                        20
```

Limits to Loop Unrolling

- 1. Decrease in amount of overhead amortized with each extra unrolling
 - · Amdahl's Law
- 2. Growth in code size
 - For larger loops, concern it increases the instruction cache miss
- 3. Register pressure: potential shortfall in registers created by aggressive unrolling and scheduling
 - If not possible to allocate all live values to registers, may lose some or all of its advantage
- Loop unrolling reduces impact of branches on pipeline; another way is branch prediction

21

Hardware-based Performance Optimization--**Dynamic Scheduling**

- Dynamic scheduling hardware rearranges the instruction execution to reduce stalls while maintaining data flow and exception behavior
 - Handles cases when dependences unknown at compile time
 - Allows the processor to tolerate unpredictable delays such as cache misses, by executing other code while waiting for the miss to resolve
 Allows code to be compiled independently of details of a particular pipeline


 - Simplifies the compiler
- Hardware speculation, a technique with significant performance advantages, builds on dynamic scheduling (more about this later)

Dynamic Scheduling Example

Consider:


Dynamic Scheduling Example


Consider:





RAW Hazards

WAW Hazards









Dynamic Scheduling

• Key idea: Allow instruction(s) following a stall to proceed

DIVD F0,F2,F4 ADDD F10,F0,F8 SUBD F12,F8,F1

- Enables out-of-order execution and allows outof-order completion (e.g., SUBD)
- Will distinguish when an instruction begins execution and when it completes execution; between these times, the instruction is in execution
- Note: Dynamic execution creates WAR and WAW hazards and makes exceptions harder

CS252 S06 Lec7 ILP

Dynamic Scheduling—Starting Point

- Split the ID pipe stage of simple 5-stage pipeline into 2 stages:
- Issue—Decode instructions, check for structural hazards
- Read operands—Wait until no data hazards, then read operands


Dynamic Scheduling: Tomasulo's Algorithm

- For IBM 360/91 (late 1960s, before caches!)
 - − ⇒ Long memory latency
- Goal: High Performance without special compilers
- Small number of floating point registers (4 in 360) prevented interesting compiler scheduling of operations
 - This led Tomasulo to try to figure out how to get more effective registers — renaming in hardware!
- Why Study 1966 Computer?
- Tomasulo's algorithm is the basis for dynamic scheduling approach used in most modern processors

Tomasulo's Algorithm

- Control & buffers distributed with Functional Units (FU) FU buffers called "reservation stations"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS); called register renaming;

 Renaming avoids WAR, WAW hazards
- More reservation stations than registers, so can do optimizations compilers can't
 Result forwarding via a <u>Common Data Bus</u> that broadcasts results to all FUs
 - Avoids RAW hazards by executing an instruction only when its operands are available
- Load and Stores treated as FUs with RSs as well
- Integer instructions can go past branches (predict taken), allowing FP ops beyond basic block in FP queue



IBM 360/91 FPU

- Multiple functional units (FU's)
 - Floating-point add
 - Floating-point multiply/divide
- Three register files (pseudo reg-reg machine in floating-point unit)
 - (4) floating-point registers (FLR)
 - (6) floating-point buffers (FLB)
 - (3) store data buffers (SDB)
- Out of order instruction execution:
 - After decode the instruction unit passes all floating point instructions (in order) to the floating-point operation stack (FLOS).
 - In the floating point unit, instructions are then further decoded and issued from the FLOS to the two FU's
- Variable operation latencies:
 - Floating-point add: 2 cycles
 - Floating-point multiply: 3 cycles
 - Floating-point divide: 12 cycles
- Goal: achieve concurrent execution of multiple floating-point instructions, in addition to achieving one instruction per cycle in instruction pipeline

34

Dependence Mechanisms

Two Address IBM 360 Instruction Format:

R1 <-- R1 op R2

Major dependence mechanisms:

- Structural (FU) dependence = > virtual FU's
 - Reservation stations
- True dependence = > pseudo operands + result forwarding
 - Register tags
 - Reservation stations
 - Common data bus (CDB)Anti-dependence = > operand copying
 - Reservation stations
- Output dependence = > register renaming + result forwarding
- Register tags
- Reservation stations
- Common data bus (CDB)

IBM 360/91 FPU

Storage Bus
Floating Point
Buffers (FLB)
Floating

Reservation Stations

- Used to collect operands or pseudo operands (tags).
- Associate more than one set of buffering registers (control, source, sink) with each FU, = > virtual FU's.
- Add unit: three reservation stations
- Multiply/divide unit: two reservation stations

37

Common Data Bus (CDB)

- CDB is fed by all units that can alter a register (or supply register values) and it feeds all units which can have a register as an operand.
- Sources of CDB:
 - Floating-point buffers (FLB)
 - Two FU's (add unit and the multiply/divide unit)
- Destinations of CDB:
 - Reservation stations
 - Floating-point registers (FLR)
 - Store data buffers (SDB)


38

Register Tags

- Every source of a register value must be uniquely identified by its own tag value.
 - (6) FLB's
 - (5) reservation stations (3 with add unit, 2 with multiply/divide unit)
 - = = > <u>4-bit tag</u> is needed to identify the 11 potential sources
- Every destination of a register value must carry a tag field.
 - (5) "sink" entries of the reservation stations(5) "source" entries of the reservation stations
 - (4) FLR's
 - (3) SDB's
 - = = > a total of <u>17 tag fields</u> are needed (i.e. 17 places that need tags)

Operation of Dependence Mechanisms


- 1. Structural (FU) dependence = > virtual FU's
 - FLOS can hold and decode up to 8 instructions.
 - Instructions are dispatched to the 5 reservation stations (virtual FU's) even though there are only two physical FU's.
 - Hence, structural dependence does not stall dispatching.
- 2. True dependence = > pseudo operands + result forwarding
 - If an operand is available in FLR, it is copied to a res. station entry.
 - If an operand is not available (i.e. there is pending write), then a tag is copied to
 the reservation station entry instead. This tag identifies the source of the
 pending write. This instruction then waits in its reservation station for the true
 dependence to be resolved.
 - When the operand is finally produced by the source (ID of source = tag value), this source unit asserts its ID, i.e. its tag value, on the CDB followed by broadcasting of the operand on the CDB.
 - All the reservation station entries and the FLR entries and SDB entries carrying this tag value in their tag fields will detect a match of tag values and latch in the broadcasted operand from the CDB.
 - Hence, true dependence does not block subsequent independent instructions and does not stall a physical FU. Forwarding also minimizes delay due to true dependence.



Operation of Dependence Mechanisms


- 3. Anti-dependence = > operand copying
 - If an operand is available in FLR, it is copied to a reservation station entry.
 - By copying this operand to the reservation station, all antidependences due to future writes to this same register are resolved.
 - Hence, the reading of an operand is not delayed, possibly due to other dependences, and subsequent writes are also not delayed.

42



Operation of Dependence Mechanisms

- 3. Output dependence = > register renaming + result forwarding
 - If a register is waiting for a pending write, its tag field will contain the ID, or tag value, of the source for that pending write.
 - When that source eventually produces the result, that result will be written into the register via the CDB.
 - It is possible that prior to the completion of the pending write, another instruction can come along and also has that same register as its destination register.
 - If this occurs, the operands (or pseudo operands) needed by this instruction are still copied to an available reservation station. In addition, the tag field of the destination register of this instruction is updated with the ID of this new reservation station, i.e. the old tag value is overwritten. This will ensure that the said register will get the latest value, i.e. the late completing earlier write cannot overwrite a later write.
 - Hence, the output dependence is resolved without stalling a physical functional unit, not requiring additional buffers to ensure sequential write back to the register file.





Summary of Tomasulo's Algorithm


- Supports <u>out of order</u> execution of instructions.
- Resolves dependences dynamically using hardware.
- Attempts to delay the resolution of dependencies as late as possible.
- Structural dependence does not stall issuing; virtual FU's in the form of reservation stations are used.
- Output dependence does not stall issuing; copying of old tag to reservation station and updating of tag field of the register with pending write with the new tag.
- True dependence with a pending write operand does not stall the reading of operands; pseudo operand (tag) is copied to reservation station.
- Anti-dependence does not stall write back; earlier copying of operand awaiting read to the reservation station.
- Can support sequence of multiple output dependences.
- Forwarding from FU's to reservation stations bypasses the register file.


46

Example 4 i: R4 <-- R0 + R8 j: R2 <-- R0 * R4 k: R4 <-- R4 + R8 l: R8 <-- R4 * R2









Reservation Station Components

Op: Operation to perform in the unit (e.g., + or −)

Vj, Vk: Value of Source operands

- Store buffers has V field, result to be stored


Qj, Qk: Reservation stations producing source registers (value to be written)


Note: Qj,Qk=0 => ready


- Store buffers only have Qi for RS producing result


Busy: Indicates reservation station or FU is busy


Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.



























































Why can Tomasulo overlap iterations of loops?

- Register renaming
 - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- Reservation stations
 - Permit instruction issue to advance past integer control flow operations
 - Also buffer old values of registers totally avoiding the WAR stall
- Other perspective: Tomasulo building data flow dependency graph on the fly

74

Tomasulo's scheme offers Two major advantages

- 1. Distribution of the hazard detection logic
 - distributed reservation stations and the CDB
 - If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
 - If a centralized register file were used, the units would have to read their results from the registers when register buses are available
- 2. Elimination of stalls for WAW and WAR hazards

Tomasulo Drawbacks

- Complexity
- · Many associative stores (CDB) at high speed
- Performance limited by Common Data Bus
 - Each CDB must go to multiple functional units
 ⇒high capacitance, high wiring density
 - Number of functional units that can complete per cycle limited to one!
 - $\bullet \ \ \mathsf{Multiple} \ \mathsf{CDBs} \Rightarrow \mathsf{more} \ \mathsf{FU} \ \mathsf{logic} \ \mathsf{for} \ \mathsf{parallel} \ \mathsf{assoc} \ \mathsf{stores}$
- Non-precise interrupts!
 - We will address this later

Dynamic Scheduling--Conclusions

- Leverage Implicit Parallelism for Performance: Instruction Level Parallelism
- · Loop unrolling by compiler to increase ILP
- Branch prediction to increase ILP
- Dynamic HW exploiting ILP
 - Works when can't know dependence at compile time
 - Can hide L1 cache misses
 - Code for one machine runs well on another


Dynamic Scheduling—Conclusions (cont.)

- Reservations stations: renaming to larger set of registers + buffering source operands
 - Prevents registers as bottleneck Avoids WAR, WAW hazards Allows loop unrolling in HW

 - Not limited to basic blocks
- (integer unit gets ahead, beyond branches)
- Helps cache misses as well
- **Lasting Contributions**
 - Dynamic scheduling
 - Register renaming
 - Load/store disambiguation
- 360/91 descendants are Intel Pentium 4, IBM Power 5, AMD Athlon/Opteron, \dots

Performance Enhancement—Better Branch Prediction

- Accurate Branch Prediction becomes more important with dynamic scheduling
 - Dynamic scheduling may stall if it can't look past branch points
 - Cost of misprediction may be high





Dynamic (Run-time) Branch Prediction


- Why does prediction work?
 - Underlying algorithm has regularities
 - Data that is being operated on has regularities
 - Instruction sequence has redundancies that are artifacts of way that humans/compilers think about problems
- Is dynamic branch prediction better than static branch prediction?
 - Seems to be (most modern processor use it)
 - There are a small number of important branches in programs which have dynamic behavior

81

n-bit branch history 11...10 10...01 10...01 10...01 11...11 In general, there is little performance improvement Beyond n=2











Correlated Branch Prediction


- Idea: track the outcome of the *m* most recently executed branches (globally), and use that pattern to select the proper *n*-bit branch history table
- In general, (m,n) predictor means use last m (global) branch outcomes to select between 2^m history tables, each with n-bit counters
 - Thus, old 2-bit BHT is a (0,2) predictor
- Global Branch History: m-bit shift register keeping T/NT status of last m branches.
- Each entry in table has m n-bit predictors (local branch history).













Branch Prediction—What about the Branch Target Address(BTA)?

- Branch Prediction is of no value unless we know the BTA
- Branch target calculation is costly and stalls the instruction fetch.
- A Branch Target Buffer (BTB) can store previously computed BTAs
- The BTA of a taken branch is stored in the BTB
- For subsequent executions of this branch, the BTA can be "looked up" in the BTB
- If the branch was predicted taken, instruction fetch continues at the predicted PC

9





Branch Prediction Summary

- Dynamic Prediction is essential in modern high-performance processors
- Branch History Table: 2 bits for loop accuracy
- Correlation: Recently executed branches correlated with next branch
- Tournament predictors take insight to next level, by using multiple predictors
 - usually one based on global information and one based on local information, and combining them with a selector
 - Tournament predictors using $\approx 30\mbox{K}$ bits are in processors like the Power5 and Pentium 4
- Branch Target Buffer: include branch address & prediction