



Factors Inhibiting Ideal Pipeline Performance

- Unequal distribution of work among stages
 Clock cycle time must accommodate slowest stage
- Staging logic introduces additional delays
- May not be able to keep the pipeline full – Stall behavior
 - Much more about this later







Pipelined Implementation • Three Stage Pipelining: - Longest delay path within a stage (PP Reduction) = 150 nsec. Hence can have pipeline clock period of 150 nsec. plus 22 nsec. in pipeline overheads (totaling 172 nsec.) Number of ICs added: 82 edge-triggered registers; 175 + 82 = 257 - Original total delay -400 nsec (2.5 MFLOPS) - New min. clock period - 172 nsec (5.8 MFLOPS) - Original no. of ICs -175 chips - New total of ICs -257 chips Less than 50% increase in hardware more than doubles the throughput (from 2.5 to 5.8 MFLOPS) Note that an ideal 3-stage pipeline would have achieved a clock period of 400/3 = 133 nsec. and a

maximum throughput of 7.5 MFLOPS

Processor Pipelining

- The "computation" to be pipelined.
 - Instruction Fetch (IF)
 - Instruction Decode (ID)
 - Operand(s) Fetch (OF)
 - Instruction Execution (EX)
 - Operand Store (OS)
 - Update Program Counter (PC)





Development of a simple RISC Pipeline

- Consider a simple MIPS-like ISA
 - Complete ISA Specification provided in Lecture notes section of class web site
 - Some example instructions

ALU Instruction Specification (MIPS-like ISA)

Generic	1. ALU Instruction Type:		
subcomputations	Integer instruction	Floating-point instruction - Fetch instruction (access I-memory) - Decode instruction - Access FP register file	
IF	- Fetch instruction (access I-memory)		
ID	- Decode instruction		
OF	- Access register file		
EX	- Perform ALU operation	- Perform FP operation	
OS	- Write back to reg. file	- Write back to FP reg. file	

Generic	2. Load/Store Instruction Type:			
subcomputations	Load instruction	Store instruction		
IF	- Fetch instruction (access I-cache)	- Fetch instruction (access I-cache)		
ID	- Decode instruction	- Decode instruction		
OF	- Access register file (base address) - Generate effective address (base + offset) - Access (read) memory location (D-mem)	- Access register file (register operand, and base address)		
EX	-	-		
OS	- Write back to reg. file	- Generate effective address (base + offset) - Access (write) memory location (D-mem)		

Branch Instruction Specification Generic 3. Branch Instruction Type: subcomputations Jump (uncond.) instruction Conditional branch instr. IF - Fetch instruction - Fetch instruction (access I-memory) (access I-memory) ID - Decode instruction - Decode instruction OF - Access register file - Access register file (base address) (base address) & test reg - Generate effective address - Generate effective (base + offset) address (base + offset) EX - Evaluate branch condition os - Update program counter with target address - If condition is true, update program counter with target address

The Unified Pipeline				
	ALU instr.	LOAD instr.	STORE instr.	BRANCH instr.
IF stage	Read Instr. From I_Mem; PC++	Read Instr. From I_Mem; PC++	Read Instr. From I_Mem; PC++	Read Instr. From I_Mem; PC++
ID/RD stage	Decode Instr. Read Regs (Src. operands)	Decode Instr. Read Reg (mem base addr.)	Decode Instr. Read Regs (mem base addr; store data)	Decode Instr. Read Reg (test reg)
ALU stage	ALU Operation	Compute Mem. Address	Compute Mem. Address	Compute Branch Target Address (PC + displ.) Test branch condition
MEM stage		Memory Read	Memory Write	PC Update
WB stage	Write Result to Dest. Reg	Write Data to Dst. Reg.		









IF ID EX WEM WB I+1 IF ID EX MEM WB I+2 IF ID EX MEM WB I+2 IF ID EX MEM WB	IF ID EX WEIN WB IF ID EX MEM WB IF ID EX MEM WB
i+2 IF ID EX MEM WB	+2 IF ID EX MEM WB

Theoretical Speedup of 5-Stage MIPS Pipeline

- Assume:
 - Cycle Time of non-pipelined implementation of MIPS datapath is t
 - Cycle time of pipelined data path (5 stages) is $t\!/\!5$
 - Pipeline always operates at full capacity
- Then:
 - Speedup of pipelined implementation versus non-pipelined version approaches FIVE.

But, Pipelining is not quite that easy!

- Limits to pipelining: Hazards prevent next instruction from executing during its designated clock cycle
 - <u>Structural hazards</u>: HW cannot support this combination of instructions (single person to fold and put clothes away)
 - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline (missing sock)
 - <u>Control hazards</u>: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps).





Processor Performance Equation for Pipelined Processor (accounting for Stalls)

Time/Program =

Instructions/Program x (Ideal CPI + Stalls/instruction) x CycleTime

For simple (scalar) RISC, Ideal CPI = 1, so:

Time/Program = Instructions/Program x (1 + Stalls/instruction) x CycleTime

Example: Dual-port vs. Single-port

- Machine A: Dual ported memory ("Harvard Architecture")
- Machine B: Single ported memory, but its pipelined implementation has a 1.05 times faster clock rate
- Ideal CPI = 1 for both
- Load/stores are 40% of instructions executed $T_A = N \times 1 \times 1 = N$ $T_B = N \times (1 + 0.4(1)) \times 1/1.05 = 1.33$

27

28

Speedup = TB/TA = 1.33/1 = 1.33 So Machine A is 1.33 times faster than Machine B





- Read After Write (RAW) Instr_J tries to read operand before Instr_I writes it
 - I: add r1,r2,r3
 J: sub r4,r1,r3
- Caused by a "Dependence" (in compiler nomenclature). This hazard results from an actual need for communication.

30







- A better response forwarding
 Also called bypassing
- Comparators ensure register is read after it is written
- · Instead of stalling until write occurs
 - Use mux to select forwarded value rather than register value

35

- Control mux with hazard detection logic



















46







Control Hazard on Branches

Three Stage Stall

Ifetcł









Pipeline spee	dup =	1 +Bra	Pipeline nch frequency	depth ×Branch penalty
Assume 4% unco 10% condition	onditiona al branc	l branc h-taker	h, 6% condition	nal branch- untaker
Scheduling scheme	Branch oenalty	CPI	speedup v. unpipelined	speedup v. stall
Stall pipeline	1	1.2	4.17	1.0
Predict not taken	1*	1.14	4.39	1.05
Delayed branch	0.5	1.10	4.55	1.09
* Only for wrong pr Assumes Branch decode stage, for delayed br	ediction Outcom 50% of anching	ne deter delay s	mination and E slots filled with u	TA generation in useful instructions







Limits on Scalar Processor Performance

· Cache Performance

- Assume 100% hit ratio (upper bound)
- Cache latency: I = D = 1 cycle default
- · Load and branch scheduling

- Loads

- 25% cannot be scheduled (delay slot empty)
- 65% can be moved back 1 or 2 instructions
- 10% can be moved back 1 instruction

Branches

- Unconditional 100% schedulable (fill one delay slot)
- Conditional 50% schedulable (fill one delay slot)

CPI Optimizations

- · Goal and impediments
 - CPI = 1, prevented by pipeline stalls
- No cache bypass of RF, no load/branch scheduling
 - Load penalty: 2 cycles: 0.25 x 2 = 0.5 CPI
 - Branch penalty: 2 cycles: 0.2 x 2/3 x 2 = 0.27 CPI
 - Total CPI: 1 + 0.5 + 0.27 = 1.77 CPI
- Bypass, no load/branch scheduling
 Load penalty: 1 cycle: 0.25 x 1 = 0.25 CPI
 - Total CPI: 1 + 0.25 + 0.27 = 1.52 CPI

More CPI Optimizations

- Bypass, scheduling of loads/branches
 - Load penalty:
 - 65% + 10% = 75% moved back, no penalty
 - 25% => 1 cycle penalty
 - 0.25 x 0.25 x 1 = 0.0625 CPI
 - Branch Penalty
 - 1/3 unconditional 100% schedulable => 1 cycle
 - 1/3 cond. not-taken, => no penalty (predict not-taken)
 - 1/3 cond. Taken, 50% schedulable => 1 cycle
 - 1/3 cond. Taken, 50% unschedulable => 2 cycles
- 0.25 x [1/3 x 1 + 1/3 x 0.5 x 1 + 1/3 x 0.5 x 2] = 0.167 • Total CPI: 1 + 0.063 + 0.167 = 1.23 CPI

Simplify Branches

15% Overhead

from program dependences

- Assume 90% can be PC-relative
 - No register indirect, no register access
 - Separate adder (like MIPS R3000)
 - Branch penalty reduced
- Total CPI: 1 + 0.063 + 0.085 = 1.15 CPI

PC-relative	Schedulable	Penalty
Yes (90%)	Yes (50%)	0 cycle
Yes (90%)	No (50%)	1 cycle
No (10%)	Yes (50%)	1 cycle
No (10%)	No (50%)	2 cycles