# 55:132/22C:160, HPCA Spring 2011

Second Lecture Slide Set Instruction Set Architecture


## **Instruction Set Architecture**

- ISA, the boundary between software and hardware
  - Specifies the logical machine that is visible to the programmer (or
  - Also, a functional spec for the processor designers
- · What needs to be specified by an ISA
  - Operations
    - what to perform and what to perform next
  - Temporary Operand Storage in the CPU
    - accumulator, stacks, registers
  - Number of operands per instruction
  - Operand location
    - where and how to specify the operands
  - Type and size of operands
  - Instruction-to-Binary Encoding

#### **Basic ISA Classification**

- Stack Architecture (zero operand):
  - Operands popped from stack
- Result pushed on stack Accumulator (one operand):

  - Special accumulator register is implicit operand
  - Other operand from memory
- Register-Memory (two operand):
  - One operand from register, other from memory or register
  - Generally, one of the source operands is also the destination
  - A few architectures—e.g. VAX, M68000—have allowed mem. to mem. operations
- Register-Register or Load/Store (three operand):
  - All operands for ALU instructions must be registers
  - General format R<sub>d</sub> <= R<sub>s</sub> op R<sub>t</sub>
  - Separate Load and Store instructions for memory access



## Other Important ISA Considerations

- Number of (architected) registers
- · Addressing modes
- Data types/sizes
- Instruction functionality—simple vs. complex
- Branch/jump/subroutine call functionality
- · Exception handling
- Instruction format/size/regularity
- Etc.

## **Addressing Modes**


$$\label{eq:register: R_i} \begin{split} & \text{register: R_i} \\ & \text{immediate: \#n} \\ & \text{indexed: } M[R_i + R_j] \\ & \text{memory indirect: } M[M[R_j]] \\ & \text{auto-decrement: } M[R_j]; \ R_i = d \end{split}$$


displacement M[R<sub>i</sub> + #n] register indirect M[R<sub>i</sub>] absolute: M[#n]


auto-increment:  $M[R_i]$ ;  $R_i += d$ 

scaled:  $M[R_i + \#n + R_j * d]$ update:  $M[R_i = R_i + \#n]$ 

- Modes 1-4 account for 93% of all VAX operands [Clark and Emer]
- Note: For a review of addressing modes, see Figure B.6 in Appendix B of the text







## Operations

• arithmetic and logical - and, add ...

string

data transfer
control
system
floating point
data transfer
branch, jump, call
system call, traps
add, mul, div, sqrt
decimal
addd, convert

• multimedia? 2D, 3D? e.g., Intel MMX/SSE and Sun VIS

- move, compare


# Control Instructions (Branches)


## 1. Types of Branches

- A. Conditional or Unconditional
- B. Save PC?
- C. How is target computed?
  - Single target (immediate, PC+immediate)
  - Multiple targets (register)

#### 2. Branch Architectures


- A. Condition code or condition registers
- B. Register






## Save or Restore State

- · What state?
  - function calls: registers (CISC)
  - system calls: registers, flags, PC, PSW, etc
- · Hardware need not save registers
  - caller can save registers in use
  - · callee save registers it will use
- Hardware register save
  - IBM STM, VAX CALLS
  - factor?
- · Most recent architectures do no register saving
  - Or do implicit register saving with register windows (SPARC)



## A CISC ISA—x86 (IA-32)

- This ISA was first introduced with the Intel 8086 processor in 1978
- Has evolved, with many additions over the years
- Main characteristics:
  - Reg-mem architecture—ALU instructions can have memory operands
  - Two operand format—one source operand is also destination
  - Eight general purpose registers
  - Seven memory addressing modes
  - More than 500 instructions
  - Instruction set is non-orthogonal
  - Highly variable instruction size and format—instruction size varies from 1 to 17 bytes.



### X86 Addressing Modes

- Absolute
- Register indirect
- Based
- Based indexed
- · Based indexed with displacement
- · Based with scaled index
- Based with scaled index and displacement

## Anatomy of a RISC ISA

- Operations
  - simple ALU op's, data movement, control transfer
- Temporary Operand Storage in the CPU Large General Purpose Register (GPR) File
- Load/Store Architecture
  - Three operands per ALU instruction (all registers)  $A \ \ \subset B \ \text{op } C$
- Addressing Modes


Limited addressing modes---e.g. register indirect addressing

- Type and size of operands 32/64-bit integers, IEEE floats
- Instruction-to-Binary Encoding Fixed width, regular fields

Exceptions: Intel x86, IBM 390 (aka z900)

## MIPS ISA

- The MIPS ISA was one of the first RISC instruction sets (1985)
- Similar to ISAs of other RISC processors: Sun SPARC, HP PA-RISC, DEC Alpha
- Main characteristics
  - Load-store architecture
  - Three operand format (R<sub>d</sub> <= R<sub>s</sub> op R<sub>t</sub>)
  - 32 General Purpose Registers (actually 31)
  - $\,-\,$  Only one addressing mode for memory operands: reg.indirect w. displ.
  - Limited, highly orthogonal instruction set: 52 instructions
  - Simple branch/jump/subroutine call architecture



# The Role of the Compiler

Phases to manage complexity

Parsing --> intermediate representation

Procedure inlining

**Loop Optimizations** 

Common Sub-Expression

**Jump Optimization** 


**Constant Propagation** 


**Register Allocation** 

**Strength Reduction** 

Pipeline Scheduling

Code Generation --> assembly code





- Low-level DSI exposes more knowledge of hardware through the ISA
  - Places greater burden on compiler/programmer
- Optimized code becomes specific to implementation
  - In fact: happens for higher-level DSI also