

Lecture 1: Circuits & Layout

Outline

- □ A Brief History
- CMOS Gate Design
- Pass Transistors
- CMOS Latches & Flip-Flops
- Standard Cell Layouts
- □ Stick Diagrams

CMOS VLSI Design ^{4th Ed.}


A Brief History

□ 1958: First integrated circuit


- Flip-flop using two transistors
- Built by Jack Kilby at Texas Instruments

2010

- Intel Core i7 µprocessor
 - 2.3 billion transistors
- 64 Gb Flash memory
 - > 16 billion transistors



Courtesy Texas Instruments



[Trinh09] © 2009 IEEE.

1: Circuits & Layout


Growth Rate

- □ 53% compound annual growth rate over 50 years
 - No other technology has grown so fast so long
 - **D** Driven by miniaturization of transistors
 - Smaller is cheaper, faster, lower in power!
 - Revolutionary effects on society



[Moore65] Electronics Magazine


1: Circuits & Layout



Invention of the Transistor

- Vacuum tubes ruled in first half of 20th century Large, expensive, power-hungry, unreliable
- **1947: first point contact transistor**
 - John Bardeen and Walter Brattain at Bell Labs
 - See Crystal Fire

by Riordan, Hoddeson



AT&T Archives. Reprinted with permission.

1: Circuits & Layout


Transistor Types

Bipolar transistors

- npn or pnp silicon structure
- Small current into very thin base layer controls large currents between emitter and collector
- Base currents limit integration density
- Metal Oxide Semiconductor Field Effect Transistors
 - nMOS and pMOS MOSFETS
 - Voltage applied to insulated gate controls current between source and drain
 - Low power allows very high integration

MOS Integrated Circuits

1970's processes usually had only nMOS transistors Inexpensive, but consume power while idle




Intel Museum.

with permission

Reprinted




- □ 1965: Gordon Moore plotted transistor on each chip
 - Fit straight line on semilog scale
 - Transistor counts have doubled every 26 months





Integration Levels

- SSI: 10 gates
- **MSI:** 1000 gates
- **LSI**: 10,000 gates
- VLSI: > 10k gates

1: Circuits & Layout








CMOS Gate Design

□ Activity:


- Sketch a 4-input CMOS NOR gate

1: Circuits & Layout

CMOS VLSI Design ^{4th Ed.}




Series and Parallel



Conduction Complement

- Complementary CMOS gates always produce 0 or 1
- Ex: NAND gate
 - Series nMOS: Y=0 when both inputs are 1
 - Thus Y=1 when either input is 0
 - Requires parallel pMOS





- Rule of Conduction Complements
 - Pull-up network is complement of pull-down
 - Parallel -> series, series -> parallel


Compound Gates

Compound gates can do any inverting function \Box Ex: $Y = A \Box B + C \Box D$ (AND-AND-OR-INVERT, AOI22)










1: Circuits & Layout


(c)



Signal Strength


□ *Strength* of signal


- How close it approximates ideal voltage source
- \Box V_{DD} and GND rails are strongest 1 and 0
- □ nMOS pass strong 0
 - But degraded or weak 1
- pMOS pass strong 1
 - But degraded or weak 0
- ☐ Thus nMOS are best for pull-down network





Pass transistors produce degraded outputs
Transmission gates pass both 0 and 1 well






Nonrestoring Tristate

□ Transmission gate acts as tristate buffer


- Only two transistors
- But nonrestoring
 - Noise on A is passed on to Y



Tristate Inverter

□ Tristate inverter produces restored output

- Violates conduction complement rule
- Because we want a Z output




1: Circuits & Layout

Multiplexers

□ 2:1 multiplexer chooses between two inputs

S	D1	D0	Y
0	X	0	
0	X	1	
1	0	Х	
1	1	Х	



1: Circuits & Layout

CMOS VLSI Design ^{4th Ed.}




 \square $Y = SD_1 + SD_0$ (too many transistors)

□ How many transistors are needed?

1: Circuits & Layout


CMOS VLSI Design 4th Ed.


26





Inverting Mux


- □ Inverting multiplexer
 - Use compound AOI22
 - Or pair of tristate inverters
 - Essentially the same thing
- Noninverting multiplexer adds an inverter
















1: Circuits & Layout

CMOS VLSI Design ^{4th Ed.}

33






Race Condition

□ Back-to-back flops can malfunction from clock skew


- Second flip-flop fires late
- Sees first flip-flop change and captures its result
- Called hold-time failure or race condition



Nonoverlapping Clocks


Nonoverlapping clocks can prevent races

- As long as nonoverlap exceeds clock skew
- ❑ We will use them in this class for safe design
 - Industry manages skew more carefully instead




Gate Layout

- □ Layout can be very time consuming
 - Design gates to fit together nicely
 - Build a library of standard cells
- □ Standard cell design methodology
 - V_{DD} and GND should abut (standard height)
 - Adjacent gates should satisfy design rules
 - nMOS at bottom and pMOS at top
 - All gates include well and substrate contacts



Example: NAND3

- Horizontal N-diffusion and p-diffusion strips
- Vertical polysilicon gates
- □ Metal1 V_{DD} rail at top
- Metal1 GND rail at bottom
- $\square 32 \lambda by 40 \lambda$




1: Circuits & Layout


Stick Diagrams


□ Stick diagrams help plan layout quickly

- Need not be to scale
- Draw with color pencils or dry-erase markers




Wiring Tracks







- Estimate area by counting wiring tracks
 - Multiply by 8 to express in λ



1: Circuits & Layout

CMOS VLSI Design ^{4th Ed.}

