Intel/HP EPIC/IA-64 Architecture

55:132/22C:160
High Performance Computer Architecture

EPIC (Explicitly Parallel Instruction Computing)
- An ISA philosophy/approach
e.g. CISC, RISC, VLIW
- Very closely related to but not the same as VLIW

IA-64
- An ISA definition
e.g. IA-32 (was called x86), PA-RISC
- Intel’s new 64-bit ISA
- An EPIC type ISA

Itanium (was code named Merced)
- A processor implementation of an ISA
e.g. P6, PA8500
- The first implementation of the IA-64 ISA

IA-64 Architecture
- 128 general-purpose registers
- 128 floating-point registers
- Arbitrary number of functional units
- Arbitrary latencies on the functional units
- Arbitrary number of memory ports
- Arbitrary implementation of the memory hierarchy

Needs re-targetable compiler and recompilation to achieve maximum program performance on different IA-64 implementations

IA-64 Instruction Format
- IA-64 “Bundle”
  - Total of 128 bits
  - Contains three IA-64 instructions (aka syllables)
  - Template bits in each bundle specify dependencies both within a bundle as well as between sequential bundles
  - A collection of independent bundles forms a “group”
    A more efficient and flexible way to encode ILP then a fixed VLIW format

| inst1 | inst2 | inst3 | temp |

- IA-64 Instruction
  - Fixed-length 40 bits long
  - Contains three 7-bit register specifiers
  - Contains a 6-bit field for specifying one of the 64 one-bit predicate registers
**IA-64 EPIC vs. Classic VLIW**

- **Similarities:**
  - Compiler generated wide instructions
  - Static detection of dependencies
  - ILP encoded in the binary (a group)
  - Large number of architected registers

- **Differences:**
  - Instructions in a bundle can have dependencies
  - Hardware interlock between dependent instructions
  - Accommodates varying number of functional units and latencies
  - Allows dynamic scheduling and functional unit binding
  - Static scheduling are “suggestive” rather than absolute
  - Code compatibility across generations
  - Software won’t run at top speed until it is recompiled so “shrink-wrap binary” might need to include multiple builds

---

**Additional Features of IA64**

- Predicated execution
- Speculative, non-faulting Load instruction
- Software-assisted branch prediction
- Register stack
- Rotating register frame
- Software-assisted memory hierarchy

See “Understanding the IA-64 Architecture” by G. Doshi, Intel

---

**Predicated Execution**

- Each instruction can be separately predicated
- 64 one-bit predicate registers
  - Each instruction carries a 6-bit predicate field
- An instruction is effectively a NOP if its predicate is false
- Assumes IA-64 processors have lots of spare resources
- Converts control flow into dataflow

---

**Speculative, Non-Faulting Load**

- `ld.s` fetches speculatively from memory
  - i.e. any exception due to `ld.s` is suppressed
- If `ld.s r` did not cause an exception then `chk.s r` is an NOP, else a branch is taken (to some compensation code)
Speculative, Non-Faulting Load

- Speculative load data can be consumed prior to check
- "speculation" status is propagated with speculated data
- Any instruction that uses a speculative result also becomes speculative itself (i.e. suppressed exceptions)
- `chk.s` checks the entire dataflow sequence for exceptions

```
ld r1=[a]
use=r1
...  
```

Speculative "Advanced" Load

- `ld.a` starts the monitoring of any store to the same address as the advanced load
- If no aliasing has occurred since `ld.a, ld.c` is a NOP
- If aliasing has occurred, `ld.c` re-loads from memory

```
chk.a
```

Using Speculative Load Results

- Static branch hints can be encoded with every branch
- taken vs. not-taken
- whether to allocate an entry in the dynamic BP hardware
- SW and HW have joint control of BP hardware
- "brp" (branch prediction) instruction can be issued ahead of the actual branch to preset the contents of BPT and BTAC
  Itanium uses a 512-entry 2-level BPT and 64-entry BTAC
- TAR (Target Address Register)
  - a small, fully-associative BTAC-like structure
  - contents are controlled entirely by a "prepare-to-branch" inst.
  - a hit in TAR overrides all other predictions
- RSB (Return Address Stack)
  - Procedure return addr is pushed (or popped) when a procedure is called (or when it returns)
  - Predicts nPC when executing register-indirect branches
Register Renaming

- 128 general purpose physical integer registers
- Register names R0 to R31 are static and refer to the first 32 physical GPRs
- Register names R32 to R127 are known as "rotating registers" and are renamed onto the remaining 96 physical registers by an offset
- Remapping wraps around the rotating registers such that when offset is non-zero, physical location of R127 is just below R32

Register Stack for Procedure Calls

- On a procedure call, the rename offset is bumped to the beginning of output argument registers
- Callee can then allocate its own working frame (up to 96 regs)
- If there isn’t enough free regs to be allocated, HW automatically frees up space by spilling life contents not in the current frame to memory

Rotating Loop Frames for Loop Pipelining

Suppose Bi is only data dependent (through data stored in registers) on Ai and C, only on Bi.
- The "pipelined" kernel block (containing independent computation from C, B, and A) potentially has better ILP.
- What happens if C is also data dependent on A.
  - The result placed in register by A gets clobbered by the next execution of A (in the next cycle) before C can use it two cycles from now

Nice Loop Pipelining Example

```
while (i<99) {
    Rx = a[i];
    Ry = Rx / 10
    a[i] = Ry
    i++
}
```

```
while (i<97) {
    a[i]=Ry
    Rx=a[i+1]
    Ry = Rx / 10
    a[i+1] = Ry
    i=i+3
}
```

```
while (i<99) {
    Rx = a[i];
    Ry = Rx / 10
    a[i] = Ry
    i++
}
```

Copyright 2001, James C. Hoe, CMU and John P. Shen, Intel
Loop Pipelining Requiring Renaming

```c
i=0
while (i<99) {
    Rx = a[i]
    Ry = Rx / 10
    a[i] = Ry+Rx
    i++
}
```

Renaming with Rotating Registers

```c
i=0
while (i<99) {
    Ry=a[i] / 10
    Rx=a[i+1]
}
while (i<97) {
    a[i]=Ry+Rx
    Ry=Rx / 10
    Rx=a[i+2]
    i++
}
```

Itanium Specifics

- 6-wide 10-stage pipeline
- Fetch 2 bundles per cycle with the help of BP into a 8-bundle deep fetch queue
- 512-entry 2-level BPT, 64-entry BTAC, 4 TAR, and a RSB
- Issue up to 2 bundles per cycle some mixes of 6 instructions e.g. (MFI,MFI) or (MIB,MIB)
- Can issue as little as one syllable per cycle on RAW hazard interlock or structural hazard (scoreboard for RAW detection)
- 8R-6W 128 Entry Int. GPR, 128 82-bit FPR, 64 predicate reg's
- 4 globally-bypassed single-cycle integer ALUs with MMX, 2 PMACs, 2 LSUs, 3 BUs
- Can execute IA-32 software directly
- Intended for high-end server and workstations

Preformance: Itanium 2 vs. Superscalar