

Still More Lab 6 Considerations; Embedded System Power Issues; Project Information

55:036, Embedded Systems and
Systems Software

Lab 6—RS-232 Communication

The following routines are provided for devices with a
single USART peripheral:

BusyUSART	Is the USART transmitting?
CloseUSART	Disable the USART.
DataRdyUSART	Is data available in the USART read buffer?
getsUSART	Read a string from the USART.
OpenUSART	Configure the USART
putsUSART	Write a string from data memory to USART
putrsUSART	Write a string from program memory to USART.
ReadUSART (or getchUSART)	Read a byte from the USART
WriteUSART (or putcUSART)	Write a byte to the USART.

Lab 6—RS-232 Communication

- Configuring the USART:

```
OpenUSART(USART_TX_INT_OFF &
           USART_RX_INT_OFF &
           USART_ASYNC_MODE &
           USART_NINE_BIT &
           USART_CONT_RX &
           USART_BRGH_HIGH,
           32);
```

Lab 6—RS-232 Communication

- Configuring the USART:

```
OpenUSART(USART_TX_INT_OFF &
           USART_RX_INT_OFF &
           USART_ASYNC_MODE &
           USART_NINE_BIT &
           USART_CONT_RX &
           USART_BRGH_HIGH,
           32);
```

Both Tx and Rx
interrupts disabled

Lab 6—RS-232 Communication

- Configuring the USART:

```
OpenUSART(USART_TX_INT_OFF &
           USART_RX_INT_OFF &
           USART_ASYNCH_MODE &
           USART_NINE_BIT &
           USART_CONT_RX &
           USART_BRGH_HIGH,
           32);
```

Configure USART
for Asynchronous
I/O

Lab 6—RS-232 Communication


- Configuring the USART:

```
OpenUSART(USART_TX_INT_OFF &
           USART_RX_INT_OFF &
           USART_ASYNCH_MODE &
           USART_NINE_BIT &
           USART_CONT_RX &
           USART_BRGH_HIGH,
           32);
```

Must specify the setting
for BRGH and the
value for SPRG to
obtain the desired
baud rate


The USART Clock Generator

FIGURE 16-4: USART RECEIVE BLOCK DIAGRAM



The UART Clock Generator


FIGURE 16-4: USART RECEIVE BLOCK DIAGRAM



Eight bit counter, clocked at f_{osc}

The UART Clock Generator


FIGURE 16-4: USART RECEIVE BLOCK DIAGRAM



Eight bit counter, clocked at f_{osc}
 $f_{osc}/(SPBRG+1)$

The UART Clock Generator

FIGURE 16-4: USART RECEIVE BLOCK DIAGRAM



Eight bit counter, clocked at f_{osc}
 $f_{osc}/(SPBRG+1)$
 Baud Rate:
 $f_{osc}/(SPBRG+1)16$
 or
 $f_{osc}/(SPBRG+1)64$

Setting the Baud Rate

Baud Rate =	BRGH=1 (High rate)	BRGH=0 (Low Rate)
	$\frac{F_{osc}}{16(SPBRG+1)}$	$\frac{F_{osc}}{64(SPBRG+1)}$

Relationship between BRGH, F_{osc} , SPBRG, and baud rate

Achievable Baud rates (BRGH=1)

BAUD RATE (Kbps)	F _{osc} = 16 MHz			10 MHz			7.19099 MHz			5.0000 MHz		
	KBAUD	ERROR	%	KBAUD	ERROR	%	KBAUD	ERROR	%	KBAUD	ERROR	%
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	2.41	+0.23	9.5	2.40	0	0
9.6	9.62	+0.16	1.6	9.62	+0.16	1.6	9.52	-0.83	8.6	9.60	0	0
19.2	19.23	+0.16	0.8	19.23	+0.16	0.8	19.45	+1.32	6.8	19.20	-0.04	0.2
76.8	76.82	+0.16	0.2	76.83	+0.17	0.2	74.57	-2.90	3.8	79.20	+2.38	3.1
96	100	+4.17	4.3	89.29	-9.99	11.2	89.49	-6.78	7.6	105.00	+10.00	10.5
300	303.33	+11.11	3.7	312.50	+4.17	1.3	447.44	+49.15	11.0	316.80	+6.80	2.2
500	500	0	0	625	+25.00	4.0	447.44	-10.51	0	NA	-	-
1000	1000	0	0	625	-37.50	6.0	447.44	-10.51	0	316.80	-0.00	0.0
LOW	3.91	-	255	2.44	-	255	1.75	-	255	1.24	-	255

Achievable Baud rates (BRGH=1)

HIGH	2500	-	0	2062.50	-	0	1562.50	-	0	1250	-	0
LOW	9.77	-	255	9.06	-	255	8.10	-	255	4.88	-	255

BAUD RATE (Kbps)	Fosc = 16 MHz			10 MHz			7.15909 MHz			5.0688 MHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	2.41	+0.23	185	2.40	0	131
9.6	9.89	-0.18	105	9.82	+0.18	64	9.52	-0.83	46	9.80	0	32
19.2	19.23	+0.16	51	19.04	-1.36	32	19.45	+1.32	22	19.04	-2.94	19
76.8	76.82	+0.16	14	76.13	+1.73	7	74.57	-2.90	5	79.20	+3.13	3
96	100	+4.17	9	86.29	-6.99	6	89.49	-6.78	4	105.60	+10.00	2
300	333.33	+11.11	2	312.50	+4.17	1	447.44	+49.15	0	316.80	+5.60	0
500	500	0	1	625	+25.00	0	447.44	-10.51	0	NA	-	-
HIGH	1000	-	0	625	-	0	447.44	-	0	316.80	-	0
LOW	3.91	-	255	2.44	-	255	1.75	-	255	1.24	-	255

BAUD RATE (Kbps)	Fosc = 4 MHz			3.579545 MHz			1 MHz			32.768 kHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	0.30	+0.16	207	0.29	-2.48	8
...

UART--Reading and Writing

char ReadUSART(void);

```
firstCh = ReadUSART();
nextCh = ReadUSART();
```

UART--Reading and Writing

char ReadUSART(void);

```
firstCh = ReadUSART();
nextCh = ReadUSART();
```

ReadUSART just reads the USART ReceiveBuffer. Doesn't wait for a new character to arrive

UART--Reading and Writing

char ReadUSART(void);

```
while (!DataRdyUSART()) /* busy wait */;
firstCh = ReadUSART();
while (!DataRdyUSART()) /* busy wait */;
nextCh = ReadUSART();
```

Wait for new data to arrive before reading USART

UART--Reading and Writing

```
char ReadUSART(void);
```

```
while (!DataRdyUSART()) /* busy wait*/;
```

```
firstCh = ReadUSART();
```

```
while (!DataRdyUSART()) /* busy wait*/;
```

```
nextCh = ReadUSART();
```

Wait for new data to arrive
before reading USART

Caution: In Lab 6, do not busy wait while waiting for RS-232 input, as discussed last time in lecture

UART--Reading and Writing

```
void WriteUSART(char data);
```

```
WriteUSART('H');
```

```
WriteUSART('e');
```

```
WriteUSART('l');
```

```
WriteUSART('l');
```

```
WriteUSART('o');
```

```
WriteUSART(' ');
```

```
putsUSART("World");
```

UART--Reading and Writing

```
void WriteUSART(char data);
```

```
WriteUSART('H');  
WriteUSART('e');  
WriteUSART('l');  
WriteUSART('l');  
WriteUSART('o');  
WriteUSART(' ');  
putsUSART("World");
```

**WriteUSART() doesn't check
for Tx Buffer empty before
writing to the USART.**

UART--Reading and Writing

```
while(BusyUSART()) ;
```

```
WriteUSART('H');
```

```
while(BusyUSART()) ;
```

```
WriteUSART('e');
```

```
while(BusyUSART()) ;
```

```
WriteUSART('l');
```

```
while(BusyUSART()) ;
```

```
WriteUSART('l');
```

```
while(BusyUSART()) ;
```

```
WriteUSART('o');
```

```
while(BusyUSART()) ;
```

```
WriteUSART(' ');
```

```
while(BusyUSART()) ;
```

```
putsUSART("World");
```

Wait for USART Tx Buffer
to become empty before
writing another byte to it.

Minimizing Embedded System Power Consumption

- Low power consumption is especially important for:
 - battery-powered applications
 - heat-sensitive applications
- Some applications require battery-backup to remain operational though power failures
 - A “sleep mode” may be used to permit the system to retain critical state information and data
- These days, power consumption is an issue for all most all electronic devices
 - e.g. Energy Star

Factors Contributing to IC Device Power Consumption

- Supply voltage (V_{dd})
 - Lowering V_{dd} can dramatically decrease power:
 - e.g. for DS1305
 - V_{cc} timekeeping supply current (Osc on):
 - = 81 μA at 5V
 - =25.3 μA at 2V
 - Many devices have low-power versions available that can operate with low V_{dd}
 - e.g. PIC18LF452 can operate down to 2.0 V

Factors Contributing to IC Device Power Consumption--Continued

- Clock Frequency
 - Essentially a linear relationship between clock frequency and power consumption
 - Should use the lowest clock frequency suitable for the application
 - Considerations in selecting a clock frequency
 - task execution time—e.g. interrupt service time
 - timer resolution (tick rate)
 - I/O speeds (RS-232, SPI, I²C)
 - Others?
 - A good low frequency clock source for a microcontroller is a 32.768 KHz watch crystal (like the one we are using for the DS1305 in Lab 6)


Factors Contributing to IC Device Power Consumption--Continued

- I/O pins
 - floating input pins can consume power
 - unused I/O pins should be configured as outputs or pulled high or low
- Device Features
 - Generally speaking, the more features a device has, the more power it consumes
 - Should select microcontrollers and other devices with the minimum feature set needed by your application
 - Also, turn off features (modules) when they are not needed
 - Most PIC modules can be switched completely off—e.g. ADC, MSSP, USART, ...


Saving Power

- Sleep mode
 - Many devices have an inactive (sleep) mode in which the device consumes little power.
 - Eg. PIC Microcontroller sleep mode
 - Entered by executing a **sleep** instruction
 - Puts the device into quiescent state
 - turns off oscillator
 - stops instruction execution
 - Processor can be woken up by:
 - reset operation
 - watchdog timer
 - certain interrupts


An Example



Battery Backup An Example




An Example




PIC Low-voltage Detect (LVD)
Can generate LVD when V_{DD}
drops below specified threshold
LVD ISR can put the PIC
into sleep mode

An Example




An Example



Timer1 roll-over will occur every 2 seconds.
Configure PIC to wakeup on Timer1 roll-over

An Example



Timer1 interrupt will occur every 2 seconds
Configure PIC to wakeup on Timer1 interrupt
PIC can update time-of-day clock, & check if LVD is still present. If so, go back to sleep

Final Project

- Conducted during the last three weeks of class
- Assignment: Design and implement an embedded application of your choosing
- Constraint: Your system must include at least one of the following:
 - Use of a PIC feature not used in previous labs—e.g. CCP unit
 - Use of a protocol not used in labs—e.g. I²C
 - Use of a peripheral chip not used in lab
- Scope/complexity of your application must be at least comparable to that of lab 5 and lab 6.
- Stretch yourselves--more points will be awarded to more ambitious projects

Final Project

- Important Dates:
 - Project proposals due on Tues, April 10
 - Short (<1 page)
 - Provide enough detail to allow me to assess the scope and feasibility of your proposed design
 - Project proposal must be approved, before you can proceed with your project
 - Proposals will be approved/declined by Thursday, April 13
 - Proposals may be submitted any time prior to the deadline to expedite approval and ordering of parts.

Final Project

Yep, that's right—
One week from today

- Important Dates:
 - Project proposals due on **Tues, April 10**
 - Short (<1 page)
 - Provide enough detail to allow me to assess the scope and feasibility of your proposed design
 - Project proposal must be approved, before you can proceed with your project
 - Proposals will be approved/declined by Thursday, April 12
 - Proposals may be submitted any time prior to the deadline to expedite approval and ordering of parts.

Final Project

- Important Dates (Continued):
 - Project Report due date is Friday, May 4 by 5:00 p.m.
 - Report format essentially same as for lab reports
 - Make sure that you provide sufficient detail regarding project specification and design.
 - Last project demonstration/ sign-off date is Thursday, May 3
 - In-class presentations: T, May 1, Th, May 3
- Note: There is no Pre-Lab requirement for the Final Project**